## Contents

### Chapter 1 — Introduction
- Typographic Conventions
- Key Features
- ISA Feature Comparison
- Programmer’s Model
  - Core Register Set
  - Auxiliary Register Set
  - 32-bit Instructions
  - 16-bit Instructions
  - Operating Modes
  - Extensions
    - Extension Core Registers
    - Extension Auxiliary Registers
    - Extension Instructions
    - Extension Condition Codes
- Debugging Features
- Power Management

### Chapter 2 — Data Organization and Addressing
- Address Space
- Data Formats
  - 32-bit Data
  - 16-bit Data
  - 8-bit Data
  - 1-bit Data
- Extended Arithmetic Data Formats
  - 16-bit Data
  - Dual 16-bit Data
  - 24-bit Data
  - Q Arithmetic
- Instruction Formats
  - Packed Middle-Endian Instruction Format
  - Big-Endian Instruction Format
  - 32-bit Instruction or 32-bit Immediate Data
  - Two 16-bit Instructions
  - 16-bit Instruction Followed by 32-bit Instruction
  - Series of 16-bit and 32-bit Instructions
- Addressing Modes
  - Null Instruction Format
  - Conditional Execution
  - Conditional Branch Instruction
  - Compare and Branch Instruction
  - Serializing Instructions

### Chapter 3 — Register Set Details
- Core Register Set
Core Register Mapping Used in 16-bit Instructions 40
Reduced Configuration of Core Registers 41
Pointer Registers, GP, r26, FP, r27, SP, r28 41
Link Registers, ILINK1, r29, ILINK2, r30, BLINK, r31 41
Loop Count Register, LP_COUNT, r60 42
Reserved Register, r61 44
Immediate Data Indicator, limm, r62 44
Program Counter Long-Word, PCL, r63 44

Extension Core Registers 44
Multiply Result Registers, MLO, MMID, MHI 45

Auxiliary Register Set 45
Illegal Auxiliary Register Usage 47
Status Register (Obsolete), STATUS, 0x00 48
Semaphore Register, SEMAPHORE, 0x01 48
Loop Control Registers, LP_START, 0x02, LP_END, 0x03 49
Identity Register, IDENTITY, 0x04 49
Debug Register, DEBUG, 0x05 50
Program Counter, PC, 0x06 51
Status Register 32-bit, STATUS32, 0x0A 51
Branch Target Address, BTA, 0x412 52
Interrupt Status Link Registers, STATUS32_L1, 0x0B, STATUS32_L2, 0x0C 53
Interrupt Branch Target Link Registers, BTA_L1, 0x413, BTA_L2, 0x414 53
Interrupt Vector Base Register, INT_VECTOR_BASE, 0x25 53
Interrupt Level Status Register, AUX_IRQ_LV12, 0x43 54
Interrupt Level Programming Register, AUX_IRQ_LEV, 0x200 54
Software Interrupt Trigger, AUX_IRQ_HINT, 0x201 55
Interrupt Cause Registers, ICAUSE1, 0x40A, ICAUSE2, 0x40B 55
Interrupt Mask Programming Register, AUX_IRQ_ENABLE, 0x40C 56
Interrupt Sensitivity Programming Register, AUX_IRQ_TRIGGER, 0x40D 56
Interrupt Pulse Cancel Register, AUX_IRQ_PULSE_CANCEL, 0x415 56
Interrupt Pending Register, AUX_IRQ_PENDING, 0x416 57
Exception Return Address, ERET, 0x400 57
Exception Return Branch Target Address, ERBTA, 0x401 57
Exception Return Status, ERSTATUS, 0x402 57
Exception Cause Register, ECR, 0x403 58
Exception Fault Address, EFA, 0x404 58
User Mode Extension Enable Register, XPU, 0x410 58
Processor Timers Auxiliary Registers 59
Timer 0 Count Register, COUNT0, 0x21 60
Timer 0 Control Register, CONTROL0, 0x22 60
Timer 0 Limit Register, LIMIT0, 0x23 61
Timer 1 Count Register, COUNT1, 0x20 61
Timer 1 Control Register, CONTROL1, 0x100 61
Timer 1 Limit Register, LIMIT1, 0x102 61

Extension Auxiliary Registers 62
Optional Extensions Auxiliary Registers 62
Multiply Restore Register, MULHI, 0x12 62
Extended Arithmetic Auxiliary Registers 62
MAC Status and Mode Register, AUX_MACMODE, 0x41 62

Build Configuration Registers 63
Build Configuration Registers Version, BCR_VER, 0x60 64
BTA Configuration Register, BTA_LINK_BUILD, 0x63 64
Extended Arithmetic Configuration Register, EA_BUILD, 0x65 64
Interrupt Vector Base Address Configuration, VECBASE_AC_BUILD, 0x68 65
Core Register Set Configuration Register, RF_BUILD, 0x6E 65
Chapter 4 — Interrupts and Exceptions

Introduction

Privileges and Operating Modes
  Kernel Mode
  User Mode
  Privilege Violations
  Switching Between Operating Modes

Interrupts
  Interrupt Unit Programming
  Interrupt Unit Configuration
  Interrupt Priority
  ILINK and Status Save Registers
  Interrupt Vectors
  Level 1 and Level 2 Interrupt Enables
  Individual Interrupt Enables
  Priority Level Programming
  Interrupt Level Status
  Interrupt Cause Registers
  Pending Interrupts
  Software Triggered Interrupt
  Returning from Interrupts
  Interrupt Timing
  Interrupt Flow
  Interrupt Vector Base Address Configuration
  Interrupt Sensitivity Level Configuration
  Interrupt Sensitivity Level Programming
  Canceling Pulse Triggered Interrupts

Exceptions
  Exception Precision
  Exception Vectors and Exception Cause Register
  Exception Types and Priorities
  Exception Detection
  Interrupts and Exceptions
  Exception Entry
  Exception Exit
  Exceptions and Delay Slots
  Emulation of Extension Instructions
  Emulation of Extension Registers and Condition Codes

Chapter 5 — Instruction Set Summary

Arithmetic and Logical Operations
  Summary of Basecase ALU Instructions
  Syntax for Arithmetic and Logical Operations
  Add Instruction
  Subtract Instruction
  Reverse Subtract Instruction
  Test and Compare Instructions
  Bit Test Instruction
Contents

Load Store Address Write-back Modes 136
Load Store Direct to Memory Bypass Mode 136
Load Store Data Size Mode 136
Load Data Extend Mode 137
Use of Reserved Encodings 137
Use of Illegal Encodings 137
  Reserved Ranges of Fields 137
  Illegal Combinations of Fields 137
Branch Conditionally, 0x00, [0x0] 138
Branch Unconditional Far, 0x00, [0x1] 138
Branch on Compare Register-Register, 0x01, [0x1, 0x0] 138
Branch on Compare/Bit Test Register-Immediate, 0x01, [0x1, 0x1] 139
Branch and Link Conditionally, 0x01, [0x0, 0x0] 140
Branch and Link Unconditional Far, 0x01, [0x0, 0x1] 140
Load Register with Offset, 0x02 141
Store Register with Offset, 0x03 141
General Operations, 0x04, [0x00 - 0x3F] 142
  Operand Format Indicators 142
  General Operations Register-Register 142
  General Operations Register with Unsigned 6-bit Immediate 143
  General Operations Register with Signed 12-bit Immediate 143
  General Operations Conditional Register 143
  General Operations Conditional Register with Unsigned 6-bit Immediate 144
Long Immediate with General Operations 144
ALU Operations, 0x04, [0x00-0x1F] 144
  Special Format Instructions, 0x04, [0x20 - 0x3F] 145
Move and Compare Instructions, 0x04, [0x0A - 0x0D] and 0x04, [0x11] 146
  Jump and Jump-and-Link Conditionally, 0x04, [0x20 - 0x23] 146
Load Register-Register, 0x04, [0x30 - 0x37] 147
  Single Operand Instructions, 0x04, [0x2F, 0x00 - 0x3F] 147
  Zero Operand Instructions, 0x04, [0x2F, 0x3F, 0x00 - 0x3F] 148
32-bit Extension Instructions, 0x05 - 0x08 149
  Extension ALU Operation, Register-Register 150
  Extension ALU Operation, Register with Unsigned 6-bit Immediate 150
  Extension ALU Operation, Register with Signed 12-bit Immediate 150
  Extension ALU Operation, Conditional Register 150
  Extension ALU Operation, Conditional Register with Unsigned 6-bit Immediate 151
Dual Operand Extension Instructions, 0x05, [0x00-0x2E and 0x30-0x3F] 151
  Single Operand Extension Instructions, 0x05, [0x2F, 0x00 - 0x3F] 152
  Zero Operand Extension Instructions, 0x05, [0x2F, 0x3F, 0x00 - 0x3F] 153
User Extension Instructions 153
Market Specific Extension Instructions, 0x09 - 0x0B 153
  Market Specific Extension Instruction, 0x09 154
  Market Specific Extension Instruction, 0x0A 154
  Market Specific Extension Instruction, 0x0B 154

Chapter 7 — 16-bit Instruction Formats Reference 155

Load /Add Register-Register, 0x0C, [0x00 - 0x03] 155
Add/Sub/Shift Register-Immediate, 0x0D, [0x00 - 0x03] 156
Mov/Cmp/Add with High Register, 0x0E, [0x00 - 0x03] 156
  Long Immediate with Mov/Cmp/Add 157
General Register Format Instructions, 0x0F, [0x00 - 0x1F] 157
  General Operations, register-register 157
  General Operations, Register 158
Chapter 8 — Condition Codes

Introduction 169
Flag Setting 169
Status Register 169
Status Flags Notation 169
Condition Code Test 170
Extended Arithmetic Condition Codes 170

Chapter 9 — Instruction Set Details

Instruction Set Details 173
List of Instructions 173
Alphabetic Listing 176
ABS 177
ABSS 178
ABSSW 180
ADC 182
ADD 183
ADD1 185
ADD2 187
ADD3 189
ADD$ 191
ADD$DW 193
AND 194
ASL 195
ASL multiple 196
ASLS 198
ASR 200
ASR multiple 201
ASRS 203
BBIT0 205
BBIT1 207
Bcc 209
Bcc_S 211
BCLR 213
BIC 214
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>BLcc</td>
<td>215</td>
</tr>
<tr>
<td>BMSK</td>
<td>217</td>
</tr>
<tr>
<td>BRcc</td>
<td>219</td>
</tr>
<tr>
<td>BRK</td>
<td>222</td>
</tr>
<tr>
<td>BSET</td>
<td>225</td>
</tr>
<tr>
<td>BTST</td>
<td>226</td>
</tr>
<tr>
<td>BXOR</td>
<td>227</td>
</tr>
<tr>
<td>CMP</td>
<td>228</td>
</tr>
<tr>
<td>DIVAW</td>
<td>229</td>
</tr>
<tr>
<td>EX</td>
<td>232</td>
</tr>
<tr>
<td>EXTB</td>
<td>234</td>
</tr>
<tr>
<td>EXTW</td>
<td>235</td>
</tr>
<tr>
<td>FLAG</td>
<td>236</td>
</tr>
<tr>
<td>Jcc</td>
<td>238</td>
</tr>
<tr>
<td>JLcc</td>
<td>241</td>
</tr>
<tr>
<td>LD</td>
<td>243</td>
</tr>
<tr>
<td>LPcc</td>
<td>247</td>
</tr>
<tr>
<td>LR</td>
<td>259</td>
</tr>
<tr>
<td>LSR</td>
<td>260</td>
</tr>
<tr>
<td>LSR multiple</td>
<td>262</td>
</tr>
<tr>
<td>MAX</td>
<td>264</td>
</tr>
<tr>
<td>MIN</td>
<td>266</td>
</tr>
<tr>
<td>MOV</td>
<td>268</td>
</tr>
<tr>
<td>MPY</td>
<td>269</td>
</tr>
<tr>
<td>MPYH</td>
<td>271</td>
</tr>
<tr>
<td>MPYHU</td>
<td>272</td>
</tr>
<tr>
<td>MPYU</td>
<td>274</td>
</tr>
<tr>
<td>MUL64</td>
<td>275</td>
</tr>
<tr>
<td>MULU64</td>
<td>277</td>
</tr>
<tr>
<td>NEG</td>
<td>279</td>
</tr>
<tr>
<td>NEGS</td>
<td>280</td>
</tr>
<tr>
<td>NEGSW</td>
<td>281</td>
</tr>
<tr>
<td>NOP</td>
<td>282</td>
</tr>
<tr>
<td>NORM</td>
<td>283</td>
</tr>
<tr>
<td>NORMW</td>
<td>285</td>
</tr>
<tr>
<td>NOT</td>
<td>287</td>
</tr>
<tr>
<td>OR</td>
<td>288</td>
</tr>
<tr>
<td>POP_S</td>
<td>289</td>
</tr>
<tr>
<td>PREFETCH</td>
<td>290</td>
</tr>
<tr>
<td>PUSH_S</td>
<td>292</td>
</tr>
<tr>
<td>RCMP</td>
<td>293</td>
</tr>
<tr>
<td>RLC</td>
<td>294</td>
</tr>
<tr>
<td>RND16</td>
<td>295</td>
</tr>
<tr>
<td>ROR</td>
<td>296</td>
</tr>
<tr>
<td>ROR multiple</td>
<td>297</td>
</tr>
<tr>
<td>RRC</td>
<td>299</td>
</tr>
<tr>
<td>RSUB</td>
<td>300</td>
</tr>
<tr>
<td>RTIE</td>
<td>302</td>
</tr>
<tr>
<td>SAT16</td>
<td>304</td>
</tr>
<tr>
<td>SBC</td>
<td>305</td>
</tr>
<tr>
<td>SEXB</td>
<td>307</td>
</tr>
<tr>
<td>SEXW</td>
<td>308</td>
</tr>
<tr>
<td>SLEEP</td>
<td>309</td>
</tr>
<tr>
<td>SR</td>
<td>312</td>
</tr>
<tr>
<td>ST</td>
<td>313</td>
</tr>
<tr>
<td>SUB</td>
<td>315</td>
</tr>
</tbody>
</table>
## Contents

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB1</td>
<td>317</td>
</tr>
<tr>
<td>SUB2</td>
<td>319</td>
</tr>
<tr>
<td>SUB3</td>
<td>321</td>
</tr>
<tr>
<td>SUBS</td>
<td>323</td>
</tr>
<tr>
<td>SUBSDW</td>
<td>325</td>
</tr>
<tr>
<td>SWAP</td>
<td>326</td>
</tr>
<tr>
<td>SWI/TRAP0</td>
<td>327</td>
</tr>
<tr>
<td>SYNC</td>
<td>329</td>
</tr>
<tr>
<td>TRAP_S</td>
<td>331</td>
</tr>
<tr>
<td>TST</td>
<td>333</td>
</tr>
<tr>
<td>UNIMP_S</td>
<td>334</td>
</tr>
<tr>
<td>XOR</td>
<td>335</td>
</tr>
</tbody>
</table>

### Chapter 10 — The Host

The Host Interface 337
Halting 338
Starting 338
Pipecleaning 339
Single Instruction Stepping 339
  - SLEEP Instruction in Single Instruction Step Mode 340
  - BRK Instruction in Single Instruction Step Mode 340
Software Breakpoints 340
Core Registers 341
Auxiliary Register Set 341
Memory 341
List of Figures

Figure 1 Block diagram of the ARCompact based processor 22
Figure 2 Address Space Model 27
Figure 3 Unified Address Space Model 28
Figure 4 Register Containing 32-bit Data 28
Figure 5 32-bit Register Data in Byte-Wide Memory, Little-Endian 28
Figure 6 32-bit Register Data in Byte-Wide Memory, Big-Endian 29
Figure 7 Register containing 16-bit data 29
Figure 8 16-bit Register Data in Byte-Wide Memory, Little-Endian 29
Figure 9 16-bit Register Data in Byte-Wide Memory, Big-Endian 29
Figure 10 Register containing 8-bit data 30
Figure 11 8-bit Register Data in Byte-Wide Memory 30
Figure 12 Register containing 1-bit data 30
Figure 13 16-bit data format, upper end 30
Figure 14 16-bit data format, lower end 30
Figure 15 Dual 16 x 16 data format 30
Figure 16 Single 24 x 24 data format 31
Figure 17 Multiply Accumulate 16-bit Input Data Format 31
Figure 18 Multiply Accumulate 24-bit Input Data Format 31
Figure 19 Multiply Accumulate 16-bit Output Data Format with no Q 31
Figure 20 Multiply Accumulate 24-bit Output Data Format with no Q 31
Figure 21 Multiply Accumulate 16-bit Output Data Format with Q 31
Figure 22 Multiply Accumulate 24-bit Output Data Format with Q 32
Figure 23 32-bit Instruction byte representation 33
Figure 24 32-bit instruction in Byte-Wide memory, Little-Endian 33
Figure 25 32-bit instruction in Byte-Wide memory, Big-Endian 33
Figure 26 16-bit Instruction byte representation 33
Figure 27 Two 16-bit instructions in Byte-Wide memory, Little-Endian 33
Figure 28 Two 16-bit instructions in Byte-Wide memory, Big-Endian 34
Figure 29 16-bit and 32-bit Instruction byte representation 34
Figure 30 16-bit and 32-bit instructions in Byte-Wide Memory, Little-Endian 34
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>16-bit and 32-bit instructions in Byte-Wide Memory, Big-Endian</td>
<td>34</td>
</tr>
<tr>
<td>32</td>
<td>16-bit and 32-bit instruction sequence, byte representation</td>
<td>35</td>
</tr>
<tr>
<td>33</td>
<td>16-bit and 32-bit instruction sequence, in Byte-Wide memory, Little-Endian</td>
<td>35</td>
</tr>
<tr>
<td>34</td>
<td>16-bit and 32-bit instruction sequence, in Byte-Wide memory, Big-Endian.</td>
<td>36</td>
</tr>
<tr>
<td>35</td>
<td>Core Register Map Summary</td>
<td>39</td>
</tr>
<tr>
<td>36</td>
<td>PCL Register</td>
<td>44</td>
</tr>
<tr>
<td>37</td>
<td>Auxiliary Register Map</td>
<td>46</td>
</tr>
<tr>
<td>38</td>
<td>STATUS Register (Obsolete)</td>
<td>48</td>
</tr>
<tr>
<td>39</td>
<td>Semaphore Register</td>
<td>48</td>
</tr>
<tr>
<td>40</td>
<td>LP_START Register</td>
<td>49</td>
</tr>
<tr>
<td>41</td>
<td>LP_END Register</td>
<td>49</td>
</tr>
<tr>
<td>42</td>
<td>Identity Register</td>
<td>49</td>
</tr>
<tr>
<td>43</td>
<td>Debug Register</td>
<td>50</td>
</tr>
<tr>
<td>44</td>
<td>PC Register</td>
<td>51</td>
</tr>
<tr>
<td>45</td>
<td>STATUS32 Register</td>
<td>51</td>
</tr>
<tr>
<td>46</td>
<td>BTA, Branch Target Address</td>
<td>52</td>
</tr>
<tr>
<td>47</td>
<td>STATUS32_L1, STATUS32_L2 Registers</td>
<td>53</td>
</tr>
<tr>
<td>48</td>
<td>BTA_L1 and BTA_L2, Interrupt Return Branch Target Registers</td>
<td>53</td>
</tr>
<tr>
<td>49</td>
<td>INT_VECTOR_BASE Register</td>
<td>54</td>
</tr>
<tr>
<td>50</td>
<td>AUX_IRQ_LV12 Interrupt Level Status Register</td>
<td>54</td>
</tr>
<tr>
<td>51</td>
<td>AUX_IRQ_LEV Interrupt Level Programming Register</td>
<td>54</td>
</tr>
<tr>
<td>52</td>
<td>AUX_IRQ_HINT Software Triggered Interrupt</td>
<td>55</td>
</tr>
<tr>
<td>53</td>
<td>ICAUSE1 and ICAUSE2 Interrupt Cause Registers</td>
<td>56</td>
</tr>
<tr>
<td>54</td>
<td>AUX_IENABLE, Interrupt Mask Programming Register</td>
<td>56</td>
</tr>
<tr>
<td>55</td>
<td>AUX_ITRIGGER, Interrupt Sensitivity Programming Register</td>
<td>56</td>
</tr>
<tr>
<td>56</td>
<td>AUX_IRQ_PULSE_CANCEL Interrupt Pulse Cancel Register</td>
<td>57</td>
</tr>
<tr>
<td>57</td>
<td>AUX_IRQ_PENDING, Interrupt Pending Register</td>
<td>57</td>
</tr>
<tr>
<td>58</td>
<td>ERET, Exception Return Address</td>
<td>57</td>
</tr>
<tr>
<td>59</td>
<td>ERBTA, Exception Return Branch Target Address</td>
<td>57</td>
</tr>
<tr>
<td>60</td>
<td>ERSTATUS, Exception Return Status Register</td>
<td>57</td>
</tr>
<tr>
<td>61</td>
<td>ECR, Exception Cause Register</td>
<td>58</td>
</tr>
<tr>
<td>62</td>
<td>EFA, Exception Fault Address</td>
<td>58</td>
</tr>
<tr>
<td>63</td>
<td>XPU, User Mode Extension Permission Register</td>
<td>59</td>
</tr>
<tr>
<td>64</td>
<td>Interrupt Generated after Timer Reaches Limit Value</td>
<td>60</td>
</tr>
<tr>
<td>65</td>
<td>Timer 0 Count Value Register</td>
<td>60</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>66</td>
<td>Timer 0 Control Register</td>
<td>60</td>
</tr>
<tr>
<td>67</td>
<td>Timer 0 Limit Value Register</td>
<td>61</td>
</tr>
<tr>
<td>68</td>
<td>Timer 1 Count Value Register</td>
<td>61</td>
</tr>
<tr>
<td>69</td>
<td>Timer 1 Control Register</td>
<td>61</td>
</tr>
<tr>
<td>70</td>
<td>Timer 1 Limit Value Register</td>
<td>61</td>
</tr>
<tr>
<td>71</td>
<td>AUX_MACMODE Register</td>
<td>63</td>
</tr>
<tr>
<td>72</td>
<td>BCR_VER Register</td>
<td>64</td>
</tr>
<tr>
<td>73</td>
<td>BTA_LINK_BUILD Configuration Register</td>
<td>64</td>
</tr>
<tr>
<td>74</td>
<td>EA_BUILD Configuration Register</td>
<td>64</td>
</tr>
<tr>
<td>75</td>
<td>VECBASE_AC_BUILD Configuration Register</td>
<td>65</td>
</tr>
<tr>
<td>76</td>
<td>RF_BUILD Configuration Register</td>
<td>65</td>
</tr>
<tr>
<td>77</td>
<td>TIMER_BUILD Configuration Register</td>
<td>66</td>
</tr>
<tr>
<td>78</td>
<td>MULTIPLY_BUILD Configuration Register</td>
<td>66</td>
</tr>
<tr>
<td>79</td>
<td>SWAP_BUILD Configuration Register</td>
<td>67</td>
</tr>
<tr>
<td>80</td>
<td>NORM_BUILD Configuration Register</td>
<td>67</td>
</tr>
<tr>
<td>81</td>
<td>MINMAX_BUILD Configuration Register</td>
<td>67</td>
</tr>
<tr>
<td>82</td>
<td>BARREL_BUILD Configuration Register</td>
<td>67</td>
</tr>
<tr>
<td>83</td>
<td>Interrupt Execution</td>
<td>80</td>
</tr>
<tr>
<td>84</td>
<td>Extension ALU Operation, register-register</td>
<td>150</td>
</tr>
<tr>
<td>85</td>
<td>Extension ALU Operation, register with unsigned 6-bit immediate</td>
<td>150</td>
</tr>
<tr>
<td>86</td>
<td>Extension ALU Operation, register with signed 12-bit immediate</td>
<td>150</td>
</tr>
<tr>
<td>87</td>
<td>Extension ALU Operation, conditional register</td>
<td>150</td>
</tr>
<tr>
<td>88</td>
<td>Extension ALU Operation, cc register with unsigned 6-bit immediate</td>
<td>151</td>
</tr>
<tr>
<td>89</td>
<td>Market-Specific Extension Instruction 0x09 Encoding</td>
<td>154</td>
</tr>
<tr>
<td>90</td>
<td>Market-Specific Extension Instruction 0x0A Encoding</td>
<td>154</td>
</tr>
<tr>
<td>91</td>
<td>Market-Specific Extension Instruction 0x0B Encoding</td>
<td>154</td>
</tr>
<tr>
<td>92</td>
<td>DIVAW 16-bit input numerator data format</td>
<td>230</td>
</tr>
<tr>
<td>93</td>
<td>DIVAW 16-bit input denominator data format</td>
<td>230</td>
</tr>
<tr>
<td>94</td>
<td>DIVAW 16-bit output data format</td>
<td>230</td>
</tr>
<tr>
<td>95</td>
<td>Loop Detection and Update Mechanism, ARCTangent-A5</td>
<td>249</td>
</tr>
<tr>
<td>96</td>
<td>Loop Detection and Update Mechanism, ARC 600</td>
<td>252</td>
</tr>
<tr>
<td>97</td>
<td>Loop Detection and Update Mechanism, ARC 700</td>
<td>256</td>
</tr>
<tr>
<td>98</td>
<td>Example Host Memory Maps, Contiguous Host Memory</td>
<td>337</td>
</tr>
<tr>
<td>99</td>
<td>Example Host Memory Maps, Host Memory and Host IO</td>
<td>337</td>
</tr>
<tr>
<td>Example</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Example 1</td>
<td>Null Instruction Format</td>
<td>37</td>
</tr>
<tr>
<td>Example 2</td>
<td>Correct set-up of LP_COUNT via a register</td>
<td>42</td>
</tr>
<tr>
<td>Example 3</td>
<td>Reading Loop Counter after Writing</td>
<td>43</td>
</tr>
<tr>
<td>Example 4</td>
<td>Invalid Loop Count set up</td>
<td>43</td>
</tr>
<tr>
<td>Example 5</td>
<td>Valid Loop Count set up</td>
<td>43</td>
</tr>
<tr>
<td>Example 6</td>
<td>Invalid Loop Count set up with branch</td>
<td>43</td>
</tr>
<tr>
<td>Example 7</td>
<td>Valid Loop Count set up with branch</td>
<td>43</td>
</tr>
<tr>
<td>Example 8</td>
<td>Reading Loop Counter near Loop Mechanism</td>
<td>44</td>
</tr>
<tr>
<td>Example 9</td>
<td>Claiming and Releasing Semaphore</td>
<td>48</td>
</tr>
<tr>
<td>Example 10</td>
<td>Reading Multiply Result Registers</td>
<td>62</td>
</tr>
<tr>
<td>Example 11</td>
<td>Restoring the Multiply Results</td>
<td>62</td>
</tr>
<tr>
<td>Example 12</td>
<td>Exception Vector Code</td>
<td>75</td>
</tr>
<tr>
<td>Example 13</td>
<td>Enabling Interrupts with the FLAG instruction</td>
<td>77</td>
</tr>
<tr>
<td>Example 14</td>
<td>No Interrupt Routine for ivect5</td>
<td>79</td>
</tr>
<tr>
<td>Example 15</td>
<td>Exception in a Delay Slot</td>
<td>91</td>
</tr>
<tr>
<td>Example 16</td>
<td>ARCTangent-A5 Branch on Compare</td>
<td>221</td>
</tr>
<tr>
<td>Example 17</td>
<td>ARC 600 Branch on Compare</td>
<td>221</td>
</tr>
<tr>
<td>Example 18</td>
<td>To obtain a semaphore using EX</td>
<td>233</td>
</tr>
<tr>
<td>Example 19</td>
<td>To Release Semaphore using ST</td>
<td>233</td>
</tr>
<tr>
<td>Example 20</td>
<td>Example Loop Code</td>
<td>249</td>
</tr>
<tr>
<td>Example 21</td>
<td>Setting up an ARCTangent-A5 Single Instruction Loop</td>
<td>250</td>
</tr>
<tr>
<td>Example 22</td>
<td>Setting up an ARC 600 Single Instruction Loop</td>
<td>253</td>
</tr>
<tr>
<td>Example 23</td>
<td>Sleep placement in code</td>
<td>310</td>
</tr>
<tr>
<td>Example 24</td>
<td>Sleep placement after Branch</td>
<td>311</td>
</tr>
<tr>
<td>Example 25</td>
<td>Sleep placement after Branch with killed delay slot</td>
<td>311</td>
</tr>
<tr>
<td>Example 26</td>
<td>Enable Interrupts and Sleep, ARCTangent-A5 and ARC 600</td>
<td>311</td>
</tr>
<tr>
<td>Example 27</td>
<td>Enable Interrupts and Sleep, ARC 700</td>
<td>311</td>
</tr>
<tr>
<td>Example 28</td>
<td>Using SYNC to clear down an interrupt request</td>
<td>329</td>
</tr>
</tbody>
</table>
This page is intentionally left blank.
List of Tables

Table 31 Single operand: moves and extends 104
Table 32 Single operand: Rotates and Shifts 105
Table 33 Basecase ZOP instructions 108
Table 34 Delay Slot Execution Modes 110
Table 35 Branch on compare/test mnemonics 111
Table 36 Branch on compare pseudo mnemonics, register-register 111
Table 37 Branch on compare pseudo mnemonics, register-immediate 111
Table 38 Delay Slot Execution Modes 112
Table 39 Basecase Jump Instructions 113
Table 40 Auxiliary Register Operations 115
Table 41 Dual Operand Optional Instructions for ARCTangent-A5 and ARC 600 120
Table 42 Dual Operand Optional Instructions for ARC 700 121
Table 43 Single Operand Optional Instructions 121
Table 44 Extended Arithmetic Operation Notation 126
Table 45 Extended Arithmetic Dual Operand Instructions 126
Table 46 Extended Arithmetic Single Operand Instructions 127
Table 47 Major opcode Map, 32-bit and 16-Bit instructions 133
Table 48 Key for 32-bit Addressing Modes and Encoding Conventions 134
Table 49 Key for 16-bit Addressing Modes and Encoding Conventions 134
Table 50 Condition codes 135
Table 51 Delay Slot Modes 135
Table 52 Address Write-back Modes 136
Table 53 Direct to Memory Bypass Mode 136
Table 54 Load Store Data Size Mode 136
Table 55 Load Data Extend Mode 137
Table 56 Branch on compare/bit test register-register 139
Table 57 Branch Conditionally/bit test on register-immediate 140
Table 58 Operand Format Indicators 142
Table 59 ALU Instructions 144
Table 60 Special Format Instructions 145
Table 61 Single Operand Instructions 147
Table 62 Zero Operand Instructions 148
Table 63 Summary of Extension Instruction Encoding 149
Table 64 Extension ALU Instructions 151
Table 65 Extension Single Operand Instructions 152
<table>
<thead>
<tr>
<th>Table No.</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>66</td>
<td>Extension Zero Operand Instructions</td>
<td>153</td>
</tr>
<tr>
<td>67</td>
<td>Summary of Market-Specific Extension Instruction Encoding</td>
<td>153</td>
</tr>
<tr>
<td>68</td>
<td>16-Bit, LD / ADD Register-Register</td>
<td>155</td>
</tr>
<tr>
<td>69</td>
<td>16-Bit, ADD/SUB Register-Immediate</td>
<td>156</td>
</tr>
<tr>
<td>70</td>
<td>16-Bit MOV/CMP/ADD with High Register</td>
<td>157</td>
</tr>
<tr>
<td>71</td>
<td>16-Bit General Operations</td>
<td>158</td>
</tr>
<tr>
<td>72</td>
<td>16-Bit Single Operand Instructions</td>
<td>159</td>
</tr>
<tr>
<td>73</td>
<td>16-Bit Zero Operand Instructions</td>
<td>160</td>
</tr>
<tr>
<td>74</td>
<td>16-Bit Load and Store with Offset</td>
<td>161</td>
</tr>
<tr>
<td>75</td>
<td>16-Bit Shift/SUB/Bit Immediate</td>
<td>161</td>
</tr>
<tr>
<td>76</td>
<td>16-Bit Stack Pointer based Instructions</td>
<td>162</td>
</tr>
<tr>
<td>77</td>
<td>16-Bit Add/Subtract SP relative Instructions</td>
<td>163</td>
</tr>
<tr>
<td>78</td>
<td>16-Bit POP register from stack instructions</td>
<td>163</td>
</tr>
<tr>
<td>79</td>
<td>16-Bit PUSH register to stack instructions</td>
<td>163</td>
</tr>
<tr>
<td>80</td>
<td>16-Bit GP Relative Instructions</td>
<td>164</td>
</tr>
<tr>
<td>81</td>
<td>16-Bit ADD/CMP Immediate</td>
<td>165</td>
</tr>
<tr>
<td>82</td>
<td>16-Bit Branch on Compare</td>
<td>165</td>
</tr>
<tr>
<td>83</td>
<td>16-Bit Branch, Branch Conditionally</td>
<td>166</td>
</tr>
<tr>
<td>84</td>
<td>16-Bit Branch Conditionally</td>
<td>166</td>
</tr>
<tr>
<td>85</td>
<td>Condition codes</td>
<td>170</td>
</tr>
<tr>
<td>86</td>
<td>Extended Arithmetic Condition Codes</td>
<td>171</td>
</tr>
<tr>
<td>87</td>
<td>List of Instructions</td>
<td>173</td>
</tr>
<tr>
<td>88</td>
<td>Loop setup and long immediate data, ARCTangent-A5</td>
<td>250</td>
</tr>
<tr>
<td>89</td>
<td>Branch and Jumps in loops, flow(1), ARCTangent-A5</td>
<td>251</td>
</tr>
<tr>
<td>90</td>
<td>Branch and Jumps in loops, flow(2), ARCTangent-A5</td>
<td>251</td>
</tr>
<tr>
<td>91</td>
<td>Loop setup and long immediate data, ARC 600</td>
<td>253</td>
</tr>
<tr>
<td>92</td>
<td>Branch and Jumps in loops, flow(1), ARC 600</td>
<td>254</td>
</tr>
<tr>
<td>93</td>
<td>Branch and Jumps in loops, flow(2), ARC 600</td>
<td>254</td>
</tr>
<tr>
<td>94</td>
<td>Loop setup and long immediate data, ARC 700</td>
<td>257</td>
</tr>
<tr>
<td>95</td>
<td>Branch and Jumps in loops, flow(1), ARC 700</td>
<td>257</td>
</tr>
<tr>
<td>96</td>
<td>Branch and Jumps in loops, flow(2), ARC 700</td>
<td>258</td>
</tr>
<tr>
<td>97</td>
<td>Host Accesses to the ARCompact based processor</td>
<td>338</td>
</tr>
<tr>
<td>98</td>
<td>Single Step Flags in Debug Register</td>
<td>340</td>
</tr>
</tbody>
</table>
Chapter 1 — Introduction

This document is aimed at programmers of the ARCompact™ ISA for the ARCTangent™ and ARC® family of processors.

All aspects of the ARCompact ISA are covered in this document, however certain features are only available in specific processor implementations. Features that relate only to specific processor versions are highlighted.

This document covers the instruction set architecture for the following ARCompact based processors:

- ARCTangent-A5 processor
- ARC 600 processor
- ARC 700 processor.

The ARCompact ISA is designed to reduce code size and maximize the opcode space available to extension instructions.

In the ARCompact ISA, compact 16-bit encodings of frequently used statically occurring 32-bit instructions are defined. These can be freely intermixed with the 32-bit instructions.

Typographic Conventions

Normal text is displayed using this font.

Any code segments are displayed in this mono-space font.

TIP Tips point out useful information using this style.

NOTE Notes point out important information.

CAUTION Cautions tell you about commands or procedures that could have unexpected or undesirable side effects or could be dangerous to your files or your hardware.

Sections that relate specifically to the ARC 700 processor are marked with this convention.

Sections that relate specifically to the ARC 600 processor are marked with this convention.

Sections that relate specifically to the ARCTangent-A5 processor are marked with this convention.

Sections that relate specifically to both the ARCTangent-A5 and ARC 600 processor are marked with this convention.
Key Features

Instructions
- Freely Intermixed 16/32-Bit Instructions
- User and Kernel Modes

Registers
- General Purpose Core Registers
- Special Purpose Auxiliary Register Set

Load/Store Unit
- Register Scoreboard
- Address Register Write-Back
- Pre and Post Address Register Write-Back
- Stack Pointer Support
- Scaled Data Size Addressing Mode
- PC-relative addressing

Program Flow
- Conditional ALU Instructions
- Single Cycle Immediate Data
- Jumps and Branches with Single Instruction Delay Slot
- Combined compare-and-branch instructions
- Delay Slot Execution Modes
- Zero Overhead Loops

Interrupts and Exceptions
- Levels of Exception
- Non-Maskable Exceptions
- Maskable External Interrupts
- Precise Exceptions
- Memory\Instruction\Privilege Exceptions
- Exception Recovery State
- Exception Vectors
- Exception Return Instruction

Multi-Processor Support
- Synchronization and Atomic-exchange instructions

Debug
• Start, stop and single step the processor via special registers
• Full visibility of the processor state via the processor’s debug interface
• Breakpoint Instruction

Power Management
• Sleep Instruction

Processor Timers
• Two 32-bit programmable timers

**ISA Feature Comparison**

This document covers the ARCompact ISA definitions for the ARCtangent-A5, ARC 600 and ARC 700 processor implementations.

All processors are upwardly compatible, however due to micro-architectural differences, the timing behavior of each CPU implementation will vary.

Code that is written for processor architectures that make use of all the ARCompact features will not execute correctly on processors that utilize a smaller subset of the ARCompact ISA.

The following table summarizes the key features that are supported by the various processor architectures.

<table>
<thead>
<tr>
<th>ARCompact ISA Features</th>
<th>ARCtangent-A5</th>
<th>ARC 600</th>
<th>ARC 700</th>
</tr>
</thead>
<tbody>
<tr>
<td>Freely Intermixed 16/32-Bit Instructions</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>General Purpose Core Registers</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Auxiliary Register Set</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>User and Kernel Modes</td>
<td></td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Memory Management Unit Support</td>
<td></td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Extended Arithmetic Instructions</td>
<td>Optional</td>
<td>Optional</td>
<td>●</td>
</tr>
<tr>
<td>Register Scoreboard</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Address Register Write-Back</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Pre and Post Address Register Write-Back</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Stack Pointer Support</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Scaled Data Size Addressing Mode</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>PC-relative addressing</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Conditional ALU Instructions</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Single Cycle Immediate Data</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Jumps and Branches with Single Instruction Delay Slot</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Combined compare-and-branch instructions</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Delay Slot Execution Modes</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Zero Overhead Loops</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Levels of Exception</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
</tbody>
</table>
Programmer’s Model

The programmer's model is common to all implementations of the ARCompact based processor and allows upward compatibility of code.

Logically, the ARCompact based processor is based around a general-purpose register file allowing instructions to have two source operands and one destination register. Other registers are contained in the auxiliary register set and are accessed with the LOAD-REGISTER (LR) or STORE-REGISTER (SR) instruction or other special types of instructions.

Core Register Set

The general purpose registers (r0-r28) can be used for any purpose by the programmer. Some of these core registers have defined special purposes like stack pointers, link registers and loop counters. See section Core Register Set on page 39.

Auxiliary Register Set

The auxiliary register set contains special status and control registers. Auxiliary registers occupy a special address space that is accessed using special load register and store register instructions, or other special types of instructions. See section Auxiliary Register Set on page 45.
32-bit Instructions
The ARCompact based instruction set, is defined around a 32-bit encoding scheme.
Short immediate values are implied by the various instruction formats. 32-bit long immediate data (limm) is indicated by using r62 as a source register.
Register r63 (PCL) is a read-only value of the 32-bit PC (32-bit aligned) for use as a source operand in all instructions allowing PC-relative addressing.

16-bit Instructions
There are compact 16-bit encodings of frequent statically occurring 32-bit instructions. Compressed 16-bit instructions typically use:
- Frequently used instructions only
- Register range reduced from full 64 registers to most frequent 8 registers: r0-r3, r12-r15
- Certain instructions use implied registers like BLINK, SP, GP, FP and PC
- Typically only 1 or 2 operand registers specified (destination and source register are the same)
- Reduced immediate data sizes
- Reduced branch range from maximum offset of ±16MB to maximum offset of ±512B
- No branch delay slot execution modes
- No conditional execution
- No flag setting option (only a few instructions will set flags e.g. BTST_S, CMP_S and TST_S)

Operating Modes
Operating modes are supported in the ARC 700 processor in order to permit different levels of privilege to be assigned to operating system kernels and user programs – strictly controlling access to ‘privileged’ system-control instructions and special registers. These operating modes and memory management and protection features combine to ensure that an OS can maintain control of the system at all times, and that both the OS and user tasks can be protected from a malfunctioning or malicious task.
The operating mode is used to determine whether a privileged instruction may be executed. The operating mode is also used by the memory management system to determine whether a specific location in memory may be accessed.
Two operating modes are provided:
- Kernel mode
  - Highest level of privilege
  - Default mode from Reset
  - Access to all machine state, including privileged instructions and privileged registers
- User mode
  - Lowest level of privilege
  - Limited access to machine state
Any attempt to access privileged machine state causes an exception

Extensions

The ARCompact based processor is designed to be extendable according to the requirements of the system in which it is used. These extensions include more core and auxiliary registers, new instructions, and additional condition code tests. This section is intended to inform the programmer where processor extensions occur and how they affect the programmer's view of the ARCompact based processor.

NOTE The implemented system may have extensions or customizations in this area, please see associated documentation.

Extension Core Registers

The core register set has a total of 64 different addressable registers. Registers r32 to r59 are available for extension purposes. The core register map is shown in Figure 35 on page 39.

NOTE The implemented system may have extensions or customizations in this area, please see associated documentation.

Extension Auxiliary Registers

The auxiliary registers are accessed with 32-bit addresses and are long word data size only. Extensions to the auxiliary register set can be anywhere in this address space except those positions defined as basecase for auxiliary registers. They are referred to using the load from auxiliary register (LR) and store to auxiliary register (SR) instructions or special extension instructions. The reserved auxiliary register addresses are shown in Figure 37 on page 46.

The auxiliary register address region 0x60 up to 0x7F and region 0xC0 up to 0xFF, is reserved for the Build Configuration Registers (BCRs) that can be used by embedded software or host debug software to detect the configuration of the ARCompact based hardware. The Build Configuration Registers contain the version of each ARCompact based extension, as well as configuration information that is build specific.

Some optional components in an ARCompact based based processor system may only provide version information registers to indicate the presence of a given component. These version registers are not necessarily part of the Build Configuration Registers set. Optional component version registers may be provided as part of the extension auxiliary register set for a component.

NOTE The implemented system may have extensions or customizations in this area, please see associated documentation.

Extension Instructions

Instruction groups are encoded within the instruction word using a 5 bit binary field. The first 8 encodings define 32-bit instruction groups, the remaining 24 encodings define 16-bit instruction groups. Two extension instruction groups are reserved in the 32-bit instruction set and another two instruction groups in the 16-bit instruction set. User extension instructions are provided by one extension instruction group in the 32-bit instruction set and two extension instruction groups in the 16-bit instruction set. Each extension instruction group can contain dual operand instructions (a ← b op c), single operand instructions (a ← op b) and zero operand instructions (op c).
Extension instructions are used in the same way as the normal ALU instructions, except an external ALU is used to obtain the result for write-back to the core register set.

**Extension Condition Codes**

The condition code test on an instruction is encoded using a 5 bit binary field. This gives 32 different possible conditions that can be tested. The first 16 codes (0x00-0x0F) are those condition codes defined in the basecase version of ARCompact based processor which use only the internal condition flags from the status register (Z, N, C, V), see **Table 50 Condition codes** on page 135.

The remaining 16 condition codes (10-1F) are available for extension and are used to:

- provide additional tests on the internal condition flags or
- test extension status flags from extension function units or
- test a combination external and internal flags

**NOTE** The implemented system may have extensions or customizations in this area, please see associated documentation.

---

**Debugging Features**

It is possible for the processor to be controlled from a host processor using special debugging features. The host is able to:

- start and stop the processor via the status and debug register
- single step the processor via the debug register
- check and change the values in the register set and memory
- perform code profiling by reading the status register
- enable software breakpoints by using BRK

With these abilities it is possible for the host to provide software breakpoints, single stepping and program tracing of the processor.

It is possible for the processor to halt itself with the **FLAG** instruction.

---

**Power Management**

All ARCompact based processors support power management features. The **SLEEP** instruction halts the pipeline and waits until an interrupt or a restart occurs. Sleep mode stalls the core pipeline and disables any on-chip RAM.
Chapter 2 — Data Organization and Addressing

This chapter describes the data organization and addressing used by the ARCompact based processor.

Address Space

Conceptually the ARCompact ISA has three distinct 32-bit address spaces.

- The 32-bit Program Counter supports a 4GB address space for code.
- Data transfer instructions support 32-bit addressing for load/store data operations, providing a 4GB data space.
- An Auxiliary address space provides an additional 4G long word locations for register accesses.

Figure 2 Address Space Model

All ARCompact based processors have physically independent Instruction and Data paths that allow for von Neumann or Harvard configurations. However, the default memory configuration for the processor unifies the Data and Instruction memory spaces. A load or store to memory address location $nn$ in data memory, will access location $nn$ in the instruction memory.
**Data Formats**

All ARCompact based processors by default, support a little-endian architecture. Some configurations of the ARCompact based processor may be big-endian.

- The ARCtangent-A5 processor does not support big-endian addressing.

The processor can operate on data of various sizes. The memory operations (load and store type operations) can have data of 32 bit (long word), 16 bit (word) or 8 bit (byte) wide. Byte operations use the low order 8 bits and may extend the sign of the byte across the rest of the long word depending on the load/store instruction. The same applies to the word operations with the word occupying the low order 16 bits. Data memory is accessed using byte addresses, which means long word or word accesses can be supplied with non-aligned addresses. The following data alignments are supported:

- long words on long word boundaries
- words on word boundaries
- bytes on byte boundaries

A misaligned data access generates an exception in the ARC 700 processor.

For the ARCtangent-A5 and ARC 600 processors, control of misaligned data access will depend on the configuration of the memory subsystem.

**32-bit Data**

All load/store, arithmetic and logical operations support 32-bit data. The data representation in a general purpose register is shown in **Figure 4 on page 28**.

---

**NOTE**

32-bit (long word) data should be aligned to 32-bit (long word) boundaries.

**Figure 5 on page 28** shows the little-endian representation in byte-wide memory. If the ARCompact based processor supports big-endian addressing then the data would be stored in memory as shown in **Figure 6 on page 29**.

---

**Figure 4 Register Containing 32-bit Data**

<table>
<thead>
<tr>
<th>Address</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N+2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N+3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 5 32-bit Register Data in Byte-Wide Memory, Little-Endian**

<table>
<thead>
<tr>
<th>Address</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N+2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N+3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Figure 6 32-bit Register Data in Byte-Wide Memory, Big-Endian

The ARCtangent-A5 processor does not support big-endian addressing.

16-bit Data

Load/store and some multiplication instructions support 16-bit data. 16-bit data can be converted to 32-bit data by using unsigned extend (EXTW) or signed extend (SEXW) instructions. The 16-bit data representation in a general purpose register is shown in Figure 7 on page 29.

For the programmer's model the data is always contained in the lower bits of the core register and the data memory is accessed using a byte address. This model is sometimes referred to as a data invariance principle.

NOTE The actual memory bus implementation may have its own representation for data and address. Please see associated documentation.

16-bit (word) data should be aligned to 16-bit (word) boundaries.

Figure 8 on page 29 shows the little-endian representation of 16-bit data in byte-wide memory. If the ARCompact based processor supports big-endian addressing then the 16-bit data would be stored in memory as shown in Figure 9 on page 29.

8-bit Data

Load/store operations support 8-bit data. 8-bit data can be converted to 32-bit data by using unsigned extend (EXTB) or signed extend (SEXB) instructions. The 8-bit data representation in a general purpose register is shown in Figure 10 on page 30.

For the programmer's model the data is always contained in the lower bits of the core register and the data memory is accessed using a byte address. This model is sometimes referred to as a data invariance principle.

NOTE The actual memory bus implementation may have its own representation for data and address. Please see associated documentation.

Figure 11 on page 30 shows the representation of 8-bit data in byte-wide memory.

Regardless of the endianness of the ARCompact based system, the byte-aligned address, N, of the byte is explicitly given and the byte will be stored or read from that explicit address.
Extended Arithmetic Data Formats

The ARCompact instruction set architecture supports single bit operations on data stored in the core registers. A bit manipulation instruction includes an immediate value specifying the bit to operate on. Bit manipulation instructions can operate on 8, 16 or 32 bit data located within core registers, as each bit is individually addressable.

1-bit Data

The ARCompact-A5 processor supports the extended arithmetic data formats when the optional extended arithmetic instruction library is used. The ARCompact-A6 processor supports the extended arithmetic data formats when the optional extended arithmetic instruction library is used. The extended arithmetic instructions are built in to the ARCompact-A7 processor and provide additional data formats.

16-bit Data

16-bit integer or fractional data represented in the high or low parts of the operand. Certain extended arithmetic instructions have specific alignment requirements.

Dual 16-bit Data

Two 16-bit integer or fractional data packed as 32-bits. This is the source and destination operand format for the dual 16-bit operations. Channel 1 and channel 2 refer to the high and low parts of the 32-bit data respectively.
24-bit Data
24-bit fractional data is represented left justified in 32-bits.

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>24-bit data</td>
</tr>
<tr>
<td>Ignored</td>
</tr>
</tbody>
</table>

Figure 16 Single 24 x 24 data format

Q Arithmetic
The ‘Q’ mode is used for signed fractional math when using the multiply accumulate units.

Input Format
The input format is: sign . fraction

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
</tr>
<tr>
<td>Fraction</td>
</tr>
<tr>
<td>zero</td>
</tr>
</tbody>
</table>

Figure 17 Multiply Accumulate 16-bit Input Data Format

Example:

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x7FFFFFFF</td>
<td>0.9999..</td>
</tr>
<tr>
<td>0x40000000</td>
<td>0.5</td>
</tr>
<tr>
<td>0x10000000</td>
<td>0.125</td>
</tr>
<tr>
<td>0xC0000000</td>
<td>-0.5</td>
</tr>
<tr>
<td>0x80000000</td>
<td>-1.0</td>
</tr>
</tbody>
</table>

Output Format with No Q
When two of fractions are multiplied the result will always be a fractional number less than 1.

However, the sign bit will duplicate giving: sign sign . fraction

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>S S</td>
</tr>
<tr>
<td>Fraction</td>
</tr>
<tr>
<td>zero</td>
</tr>
</tbody>
</table>

Figure 19 Multiply Accumulate 16-bit Output Data Format with no Q

Output Format with Q
In ‘Q’ arithmetic mode, the multiplier result is shifted left one bit and a zero padded to the right.

The 'Q' arithmetic format is: sign . fraction

<table>
<thead>
<tr>
<th>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
</tr>
<tr>
<td>Fraction</td>
</tr>
<tr>
<td>zero</td>
</tr>
</tbody>
</table>

Figure 21 Multiply Accumulate 16-bit Output Data Format with Q
Instruction Formats

The ARCompact instruction set supports freely intermixed 16-bit and 32-bit instructions.

The following instruction information can be contained in the 32-bit memory value:

- 32-bit instruction word
- Two 16-bit instruction words
- One 16-bit instruction word and the first part of a 32-bit instruction word containing the major opcode
- The second part of a 32-bit instruction word and one 16-bit instruction word
- The second part of a 32-bit instruction word and the first part of the following 32-bit instruction word containing the major opcode.
- 32-bit long immediate data in the same position as a 32-bit instruction word

Packed Middle-Endian Instruction Format

The basecase ARCompact based processor is, by default, a little-endian architecture. However, the packed instruction format allows the instruction fetch mechanism to determine the address of the next PC when a 32-bit memory word contains a 16-bit instruction. Part of this mechanism is to ensure that any misaligned 32-bit instruction provides the opcode field in the first 16-bits that are retrieved from memory. For the ARCompact based this means that the upper 16-bits of the 32-bit instruction must be provided first, even in a little-endian memory system, hence the term middle-endian. Once an instruction is unpacked into its full 32-bit instruction word the fields are interpreted as documented in the following chapters.

Big-Endian Instruction Format

If the ARCompact based processor has been configured to be big-endian, then no special packing is required since the upper 16-bits of a 32-bit instruction are always provided first.

The ARCTangent-A5 processor does not support big-endian addressing.

32-bit Instruction or 32-bit Immediate Data

Assuming a little-endian memory representation, a packed 32-bit instruction, or 32-bit immediate data will be stored in memory as illustrated in Figure 24 on page 33. Assuming a big-endian memory...
representation, a 32-bit instruction, or 32-bit immediate data will be stored in memory as illustrated in Figure 25 on page 33.

![Figure 23 32-bit Instruction byte representation](image1)

![Figure 24 32-bit instruction in Byte-Wide memory, Little-Endian](image2)

![Figure 25 32-bit instruction in Byte-Wide memory, Big-Endian](image3)

The ARtangent-A5 processor does not support big-endian addressing.

Two 16-bit Instructions

Assuming a little-endian memory representation, two packed 16-bit instructions, Figure 26 on page 33, will be stored in memory as illustrated in Figure 27 on page 33. For a big-endian system two 16-bit instructions will be stored in memory as shown in Figure 28 on page 34.

![Figure 26 16-bit Instruction byte representation](image4)

![Figure 27 Two 16-bit instructions in Byte-Wide memory, Little-Endian](image5)
The ARCompact™ Processor's Reference

Instruction Formats

Data Organization and Addressing

The ARCompact-A5 processor does not support big-endian addressing.

16-bit Instruction Followed by 32-bit Instruction

Assuming a little-endian memory representation, a 16-bit instruction followed by a 32-bit instruction, Figure 29 on page 34, will be stored in memory as illustrated in Figure 30 on page 34. For a big-endian system the same instruction sequence will be stored in memory as shown in Figure 31 on page 34.

![Figure 28 Two 16-bit instructions in Byte-Wide memory, Big-Endian](image)

![Figure 29 16-bit and 32-bit Instruction byte representation](image)

![Figure 30 16-bit and 32-bit instructions in Byte-Wide Memory, Little-Endian](image)

![Figure 31 16-bit and 32-bit instructions in Byte-Wide Memory, Big-Endian](image)

The ARCompact-A5 processor does not support big-endian addressing.

Series of 16-bit and 32-bit Instructions

Assuming a little-endian memory representation, a 16-bit and 32-bit instruction sequence, Figure 32 on page 35, will be stored in memory as illustrated in Figure 33 on page 35. For a big-endian system the same instruction sequence will be stored in memory as shown in Figure 34 on page 36.
Instruction 1

\[
\begin{array}{c|c}
15 & 14 \\
13 & 12 \\
11 & 10 \\
 9 &  8 \\
 7 &  6 \\
 5 &  4 \\
 3 &  2 \\
 1 &  0 \\
\end{array}
\]

Ins 1 Byte 1  Ins 1 Byte 0

Instruction 2

\[
\begin{array}{c|c|c|c}
31 & 30 & 29 & 28 \\
27 & 26 & 25 & 24 \\
23 & 22 & 21 & 20 \\
19 & 18 & 17 & 16 \\
15 & 14 & 13 & 12 \\
11 & 10 &  9 &  8 \\
 7 &  6 &  5 &  4 \\
 3 &  2 &  1 &  0 \\
\end{array}
\]

Ins 2 Byte 3  Ins 2 Byte 2  Ins 2 Byte 1  Ins 2 Byte 0

Instruction 3

\[
\begin{array}{c|c|c|c|c}
31 & 30 & 29 & 28 & 27 \\
26 & 25 & 24 & 23 & 22 \\
21 & 20 & 19 & 18 & 17 \\
16 & 15 & 14 & 13 & 12 \\
11 & 10 &  9 &  8 &  7 \\
 6 &  5 &  4 &  3 &  2 \\
 1 &  0 &      &      &      \\
\end{array}
\]

Ins 3 Byte 3  Ins 3 Byte 2  Ins 3 Byte 1  Ins 3 Byte 0

Instruction 4

\[
\begin{array}{c|c|c}
15 & 14 & 13 \\
12 & 11 & 10 \\
 9 &  8 &  7 \\
 6 &  5 &  4 \\
 3 &  2 &  1 \\
 0 &      &      \\
\end{array}
\]

Ins 4 Byte 1  Ins 4 Byte 0

**Figure 32** 16-bit and 32-bit instruction sequence, byte representation

```
Address       7 6 5 4 3 2 1 0
N             Ins 1 Byte 0
N+1           Ins 1 Byte 1
N+2           Ins 2 Byte 2
N+3           Ins 2 Byte 3
N+4           Ins 2 Byte 0
N+5           Ins 2 Byte 1
N+6           Ins 3 Byte 2
N+7           Ins 3 Byte 3
N+8           Ins 3 Byte 0
N+9           Ins 3 Byte 1
N+10          Ins 4 Byte 0
N+11          Ins 4 Byte 1
```

**Figure 33** 16-bit and 32-bit instruction sequence, in Byte-Wide memory, Little-Endian
Addressing Modes

There are six basic addressing modes supported by the architecture:

- **Register Direct**: operations are performed on values stored in registers
- **Register Indirect**: operations are performed on locations specified by the contents of registers
- **Register Indirect with offset**: operations are performed on locations specified by the contents of a register plus an offset value (in another register, or as immediate data)
- **Immediate**: operations are performed using constant data stored within the opcode
- **PC relative**: operations are performed relative to the current value of the Program Counter (usually branch or PC relative loads)
- **Absolute**: operations are performed on data at a location in memory specified by a constant value in the opcode.

The instruction formats for each addressing mode are specified in the following sections. The descriptions use a format defined below. An instruction is described by the operation (op), including optional flags, then the operand list.

**Operation**

- `<f>`: writeback to status register flags
- `<cc>`: condition code field (e.g. conditional branch)
- `<d>`: delay slot follows instruction (used for branch & jump)
- `<zz>`: size definition (Byte, Word, Long)
- `<x>`: perform sign extension
- `<di>`: data cache bypass (load and store operations)
- `<aa>`: address writeback

---

The ARtangent-A5 processor does not support big-endian addressing.

---

Figure 34 16-bit and 32-bit instruction sequence, in Byte-Wide memory, Big-Endian.
### Null Instruction Format

The ARCompact ISA supports a special type of instruction format, where the destination of the operation is defined as null (0). When this instruction format is used the result of the operation is discarded, but the condition codes may be set – this allows any instruction to act in a manner similar to compare.

**Example 1 Null Instruction Format**

```
ADD.F r1, r2, r3 ;Normal syntax
   ;the result of r2+r3
   ;is written to r1 and
   ;the flags are updated

ADD.F 0,r2,r3 ;Null syntax
   ;the result of r2+r3 is
   ;used to update the
   ;flags, but is not saved.

MOV 0,0  ;Null syntax
   ;recommended NOP equivalent
```

As all 32-bit instruction formats support this mode, a 32-bit NOP is not explicitly defined. However, the recommended NOP_L equivalent is MOV 0,0. The 16-bit instruction set provides a no-operation instruction, **NOP_S**.

### Conditional Execution

A number of the 32-bit instructions in the ARCompact ISA support conditional execution. A 5-bit condition code field allows up to 32 independent conditions to be tested for before execution of the instruction. Sixteen conditions are defined by default, with the remainder available for customer definition, as required.

### Conditional Branch Instruction

Both the 32-bit and 16-bit instructions support conditional branch (**Bcc**) operations. The 32-bit instructions also include conditional jump and jump and link (**Jcc** and **JLcc** respectively), whereas the 16-bit instruction set provides unconditional jumps only.

### Compare and Branch Instruction

The ARCompact ISA includes two forms of instruction, which integrate compare/test and branch.

The compare and branch conditionally (**BRcc**) command is the juxtaposition of compare (**CMP**) and conditional branch (**Bcc**) instructions. These instructions are available in both 32-bit and limited 16-bit versions.

The Branch if bit set/clear (**BBIT0**, **BBIT1**) instructions provide the operation of the bit test (**BTST**) and branch if equal/not equal (**BEQ/BNE**) instructions. These instructions are only available as 32-bit instructions.
To take advantage of the ARC 600 branch prediction unit, it is preferable to use a negative displacement with a frequently taken BRcc, BBIT0 or BBIT1 instruction, and a positive displacement with one that is rarely taken.

### Serializing Instructions

Some instructions in the ARCompact based processor are serializing, meaning that they will have full effect before any other instructions can begin execution. Serializing instructions will complete and then flush the pipeline before the next instruction is fetched. BRK and SLEEP are serializing instructions.

In the ARC 700 processor, FLAG, SYNC, and SR are also serializing instructions.
Core Register Set

The following figure shows a summary of the core register set.

Figure 35 Core Register Map Summary

The default implementation of the core provides 32 general purpose 32-bit core registers, users can increase the amount of available registers up to 60 if required. When executing 32-bit instructions, the full range of core registers is available. 16-bit instructions have a limited access to core registers, as shown in Table 2 on page 39.

Table 2 Core Register Set

<table>
<thead>
<tr>
<th>Register</th>
<th>32-bit Instruction Function and Default Usage</th>
<th>16-bit Instruction Access to Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0</td>
<td>General Purpose</td>
<td>Default Access</td>
</tr>
<tr>
<td>r1</td>
<td>General Purpose</td>
<td>Default Access</td>
</tr>
<tr>
<td>r2</td>
<td>General Purpose</td>
<td>Default Access</td>
</tr>
</tbody>
</table>
The 16-bit instructions use only 3 bits for register encoding. However, the 16-bit move (MOV_S), the 16-bit compare (CMP_S) and the 16-bit add (ADD_S) instructions are capable of accessing the full set of core registers, this facilitates copy and manipulation of data stored in registers not accessible to other 16-bit instructions.

The most frequently used registers according to the ARCompact application binary interface (ABI) are r0-r3 (ABI call argument registers), r12 (temporary register) and r13-r15 (ABI call saved registers). The special register encoding is shown in Table 3 on page 40 and the ABI usage support is shown in Table 4 on page 41.

### Table 3 16-bit instruction register encoding

<table>
<thead>
<tr>
<th>16-bit instruction register encoding</th>
<th>32-bit instruction register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>r0</td>
</tr>
<tr>
<td>1</td>
<td>r1</td>
</tr>
<tr>
<td>2</td>
<td>r2</td>
</tr>
</tbody>
</table>
Reduced Configuration of Core Registers

The ARC 600 processor can support a reduced set of only 16 core registers. In order to support the ARCompact based ABI the set of reduced registers is indicated in Table 4 on page 41. The RF_BUILD register is used to determine the configuration of core registers.

For the ARC 600 processor writes to non-implemented core registers are ignored, reads return zero, and shortcutting and write-through is disabled. Loads (LD) to non-implemented core registers take place, but the results are discarded. However, this load mechanism should be avoided.

The ARC 700 processor supports the full register set r0 to r31. However, any reference to a non-implemented core register will raise an Instruction Error exception.

Table 4 Current ABI register usage

<table>
<thead>
<tr>
<th>Register</th>
<th>Use</th>
<th>16-bit Instruction Access</th>
<th>Reduced Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0-r3</td>
<td>argument regs</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r4-r7</td>
<td>argument regs</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r8-r9</td>
<td>temp regs</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r10-r11</td>
<td>temp regs</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r12-r15</td>
<td>temp regs</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r16-r25</td>
<td>saved regs</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r26</td>
<td>GP (global pointer.)</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r27</td>
<td>FP (frame pointer)</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r28</td>
<td>SP (stack pointer)</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r29</td>
<td>ILINK1</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r30</td>
<td>ILINK2</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>r31</td>
<td>BLINK</td>
<td>●</td>
<td>●</td>
</tr>
</tbody>
</table>

Pointer Registers, GP, r26, FP, r27, SP, r28

The ARCompact application binary interface (ABI) defines 3 pointer registers: Global Pointer (GP), Frame Pointer (FP) and Stack Pointer (SP) which use registers r26, r27 and r28 respectively. The global pointer (GP) is used to point to small sets of shared data throughout execution of a program. The stack pointer (SP) register points to the lowest used address of the stack. The frame pointer (FP) register points to a back-trace data structure that can be used to back-trace through function calls. The ABI usage of core registers is summarized in Table 4 on page 41.

Link Registers, ILINK1, r29, ILINK2, r30, BLINK, r31

The link registers (ILINK1, ILINK2, BLINK) are used to provide links back to the position where an interrupt or branch occurred. They can also be used as general purpose registers, but if interrupts or branch-and-link or jump-and-link are used, then these are reserved for that purpose.
For the ARCtangent-A5 and ARC 600 processors ILINK1 or ILINK2 should not be used as targets from multi-cycle instructions.

For the ARC 700 processor ILINK1 and ILINK2 registers are not accessible in user mode. Illegal accesses from user mode to ILINK1 or ILINK2 will cause a Privilege Violation exception and the cause will be indicated in the exception cause register (ECR).

The ILINK1 or ILINK2 registers should not be overwritten by a multi-cycle instruction that retires out-of-order. This is consistent with the restriction ARC 700 already placed on using LP_COUNT and minimises the impact on interrupt response time. Instructions affected include: LD, POP_S, EX, MPY, MPYU, MPYH, MPYHU, and any ARC supplied or user defined extension instructions.

ARC 700 interrupt handling will be delayed until any instruction using ILINK1 or ILINK2 have completed.

**Loop Count Register, LP_COUNT, r60**

The loop count register (LP_COUNT) is used for zero delay loops. Because LP_COUNT is decremented if the program counter equals the loop end address it is not recommended that LP_COUNT be used as a general purpose register. See LPcc instruction details on page 247 for further information on the zero delay loop mechanism.

For the ARCtangent-A5 and ARC 600 processor, the LP_COUNT does not have next cycle bypass like the other core registers.

The LP_COUNT register must not be used as the destination of a memory read instruction like LD or POP_S. Instead, an intermediary register should be used, as follows:

**Example 2 Correct set-up of LP_COUNT via a register**

LD r1,[r0] ; register loaded from memory
MOV LP_COUNT, r1 ; LP_COUNT loaded from register

An ARC 700 LD, POP_S or EX instruction to the LP_COUNT register will cause an Instruction Error exception.

The LP_COUNT register must not be used as the destination of multi-cycle instruction. An intermediate register must be used – as with memory accesses to LP_COUNT. A multi-cycle instruction writing to the LP_COUNT register will cause an Instruction Error exception.

The ARC 700 micro architecture ensures that the correct value is always returned when reading the loop count register. The LP_COUNT register can be written at any point within the loop.

The update to the LP_COUNT register will take effect immediately after the writing instruction has finished and after the loop-end mechanism detection has taken place. If the LPcc instruction is in the last position of a loop, any change of program flow required (i.e. jump to LP_START) will be completed before the LP_COUNT register is updated by the instruction.

As a result, writing LP_COUNT from the last instruction in the loop will take effect in the next loop iteration. Writing LP_COUNT from any other position in the loop will take effect in the current loop iteration.

In ARCtangent-A5, in order to guarantee the new value is read, there must be at least 2 instruction words fetched between an instruction writing LP_COUNT and one reading LP_COUNT.

In ARC 600, in order to guarantee the new value is read, there must be at least 1 instruction words fetched between an instruction writing LP_COUNT and one reading LP_COUNT.
Unlike other core registers, the loop count register does not support short cutting (data forwarding).

**Example 3 Reading Loop Counter after Writing**

Example code:

```
MOV  LP_COUNT,r0 ; update loop count register
MOV  r1,LP_COUNT ; old value of LP_COUNT
MOV  r1,LP_COUNT ; old value of LP_COUNT, ARctangent-A5
MOV  r1,LP_COUNT ; new value of LP_COUNT, ARC 600
```

In order for the loop mechanism to work properly, the loop count register must be set up with at least 4 instruction words fetched after the writing instruction and before the end of the loop. In Example 4 on page 43, the MOV instruction does not comply with the rule – there are only three instruction words (LP, OR, AND) fetched before the end of the loop. The MOV instruction must be followed by a NOP to ensure predictable behavior.

**Example 4 Invalid Loop Count set up**

Example code:

```
MOV  LP_COUNT,r0; do loop r0 times (flags not set)
LP  loop_end ; set up loop mechanism
loop_in:  OR  r21,r22,r23 ; first instruction in loop
          AND  0,r21,23 ; last instruction in loop
loop_end:  ADD  r19,r19,r20 ; first instruction after loop
```

**Example 5 Valid Loop Count set up**

Example code:

```
MOV  LP_COUNT,r0 ; do loop r0 times (flags not set)
NOP             ; allow time for loop count set up
LP  loop_end ; set up loop mechanism
loop_in:  OR  r21,r22,r23 ; first instruction in loop
          AND  0,r21,23 ; last instruction in loop
loop_end:  ADD  r19,r19,r20 ; first instruction after loop
```

Note the emphasis on the number of instructions fetched between the LP_COUNT setup and the end of the loop. Since code flow is not always linear, the programmer must ensure that the rules are complied with even when a branch forms part of the code sequence between the write to LP_COUNT and the end of the loop.

**Example 6 Invalid Loop Count set up with branch**

Example code:

```
MOV  LP_COUNT,r0 ; do loop r0 times
BAL  loop_last
..  
  LP  loop_end ; set up loop mechanism
loop_in:  OR  r21,r22,r23 ; first instruction in loop
loop_last:  AND  0,r21,23 ; last instruction in loop
loop_end:  ADD  r19,r19,r20 ; first instruction after loop
```

**Example 7 Valid Loop Count set up with branch**

Example code:

```
MOV  LP_COUNT,r0 ; do loop r0 times
NOP             ; 1
NOP             ; 2
BAL  loop_last ; 3 (loop_last is 4)
..  
  LP  loop_end ; set up loop mechanism
loop_in:  OR  r21,r22,r23 ; first instruction in loop
loop_last:  AND  0,r21,23 ; last instruction in loop
loop_end:  ADD  r19,r19,r20 ; first instruction after loop
```
Reading the LP_COUNT register inside a loop is hazardous – multiple rules are overlaid. A previous paragraph describes that the value read from the LP_COUNT will be unpredictable for two instructions following the write. When reading LP_COUNT inside a loop, an additional complication is that the result will be unpredictable if read from the last instruction word position in the loop:

**Example 8 Reading Loop Counter near Loop Mechanism**

```assembly
... 
MOV  r0,LP_COUNT ; loop count for this iteration 
MOV  r0,LP_COUNT ; loop count for next iteration
loop_end: 
ADD  r19,r19,r20 ; first instruction after loop
```

The example loads a value into an intermediate register before being transferred to LP_COUNT.

**Reserved Register, r61**

Register r61 is reserved and cannot be used as a general purpose register.

For the ARC 700 processor any reference to the core register r61 will raise an Instruction Error exception.

**Immediate Data Indicator, limm, r62**

Register position 62 is reserved for encoding long (32-bit) immediate data addressing modes onto instruction words. It is reserved for that purpose and is not available to the programmer as a general purpose register.

**Program Counter Long-Word, PCL, r63**

![Figure 36 PCL Register](image)

Register r63 (PCL) is a read-only value of the 32-bit Program Counter (PC, 32-bit aligned) for use as a source operand in all instructions allowing PC-relative addressing. The bottom two bits will always return 0.

For the ARCompact based processor the PCL register returns the current instruction address, whereas the PC register returns the the next instruction in sequence.

For the ARC 700 processor, using PCL as a destination register in an instruction will raise an Instruction Error exception.

For the ARC 600 processor, using PCL as a destination register in an instruction will have undefined behavior. Loads to PCL have unpredictable behavior and should also be avoided.

For the ARC 600 processor, PCL should not be used as a source operand in a branch on compare instruction (BBIT0, BBIT1, or BRcc).

**Extension Core Registers**

The register set is extendible in register positions 32-59 (r32-r59).

Results of accessing the extension register region are undefined for the ARtangent-A5 and ARC 600 processors. If a core register is read that is not implemented, then an unknown value is returned. No exception is generated. Writes to non-implemented core registers are ignored. Loads to non-implemented core registers should be avoided.
NOTE The implemented system may have extensions or customizations in this area, please see associated documentation.

For the ARC 700 processor any reference to a non-implemented core register will raise an Instruction Error exception.

Illegal accesses from user mode to implemented core registers will cause a Privilege Violation exception and the cause will be indicated in the exception cause register (ECR).

NOTE When an extension is present but disabled using the XPU register, the exception vector used is Privilege Violation and not Illegal Instruction.

No extension core register can be the target of a load operation (including LD and EX). Thus register values above 31 (with the exception of r62, the limm encoding used as the NULL destination) will cause an Instruction Error exception when used as the destination of a load.

Multiply Result Registers, MLO, MMID, MHI

Table 5 on page 45 shows the defined extension core registers for the optional multiply.

<table>
<thead>
<tr>
<th>Register</th>
<th>Name</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>r57</td>
<td>MLO</td>
<td>Multiply low 32 bits, read only</td>
</tr>
<tr>
<td>r58</td>
<td>MMID</td>
<td>Multiply middle 32 bits, read only</td>
</tr>
<tr>
<td>r59</td>
<td>MHI</td>
<td>Multiply high 32 bits, read only</td>
</tr>
</tbody>
</table>

Auxiliary Register Set

The following figure shows a summary of the auxiliary register set.
The basecase ARCompact based processor uses a small set of status and control registers and reserves registers 0x60 to 0x7F, leaving the remaining $2^{32}$ registers for extension purposes.

**Table 6 Auxiliary Register Set**

<table>
<thead>
<tr>
<th>Number</th>
<th>Auxiliary register name</th>
<th>LR/SR</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>STATUS</td>
<td>r</td>
<td>Status register (Original ARCtangent-A4 processor format)</td>
</tr>
<tr>
<td>0x1</td>
<td>SEMAPHORE</td>
<td>r/w</td>
<td>Inter-process/Host semaphore register</td>
</tr>
<tr>
<td>0x2</td>
<td>LP_START</td>
<td>r/w</td>
<td>Loop start address (32-bit)</td>
</tr>
<tr>
<td>0x3</td>
<td>LP_END</td>
<td>r/w</td>
<td>Loop end address (32-bit)</td>
</tr>
<tr>
<td>0x4</td>
<td>IDENTITY</td>
<td>r</td>
<td>Processor Identification register</td>
</tr>
<tr>
<td>0x5</td>
<td>DEBUG</td>
<td>r</td>
<td>Debug register</td>
</tr>
<tr>
<td>0x6</td>
<td>PC</td>
<td>r</td>
<td>PC register (32-bit)</td>
</tr>
<tr>
<td>0xA</td>
<td>STATUS32</td>
<td>r</td>
<td>Status register (32-bit)</td>
</tr>
<tr>
<td>0xB</td>
<td>STATUS32_L1</td>
<td>r/w</td>
<td>Status register save for level 1 interrupts</td>
</tr>
<tr>
<td>0xC</td>
<td>STATUS32_L2</td>
<td>r/w</td>
<td>Status register save for level 2 interrupts</td>
</tr>
<tr>
<td>0x21</td>
<td>COUNT0</td>
<td>r/w</td>
<td>Processor Timer 0 Count value</td>
</tr>
<tr>
<td>0x22</td>
<td>CONTROL0</td>
<td>r/w</td>
<td>Processor Timer 0 Control value</td>
</tr>
<tr>
<td>0x23</td>
<td>LIMIT0</td>
<td>r/w</td>
<td>Processor Timer 0 Limit value</td>
</tr>
<tr>
<td>0x25</td>
<td>INT_VECTOR_BASE</td>
<td>r/w</td>
<td>Interrupt Vector Base address</td>
</tr>
<tr>
<td>0x41</td>
<td>AUX_MACMODE</td>
<td>r/w</td>
<td>Extended Arithmetic Status and Mode</td>
</tr>
</tbody>
</table>
### Register Set Details

<table>
<thead>
<tr>
<th>Number</th>
<th>Auxiliary register name</th>
<th>LR/SR</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x43</td>
<td>AUX_IRQ_LVL12</td>
<td>r/w</td>
<td>Interrupt Level Status</td>
</tr>
<tr>
<td>0x60 -</td>
<td>RESERVED</td>
<td>r</td>
<td>Build Configuration Registers</td>
</tr>
<tr>
<td>0x7F</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xC0 -</td>
<td>RESERVED</td>
<td>r</td>
<td>Build Configuration Registers</td>
</tr>
<tr>
<td>0xFF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x100</td>
<td>COUNT1</td>
<td>r/w</td>
<td>Processor Timer 1 Count value</td>
</tr>
<tr>
<td>0x101</td>
<td>CONTROL1</td>
<td>r/w</td>
<td>Processor Timer 1 Control value</td>
</tr>
<tr>
<td>0x102</td>
<td>LIMIT1</td>
<td>r/w</td>
<td>Processor Timer 1 Limit value</td>
</tr>
<tr>
<td>0x200</td>
<td>AUX_IRQ_LEV</td>
<td>r/w</td>
<td>Interrupt Level Programming</td>
</tr>
<tr>
<td>0x201</td>
<td>AUX_IRQ_HINT</td>
<td>r/w</td>
<td>Software Triggered Interrupt</td>
</tr>
<tr>
<td>0x400</td>
<td>ERET</td>
<td>r/w</td>
<td>Exception Return Address</td>
</tr>
<tr>
<td>0x401</td>
<td>ERBTA</td>
<td>r/w</td>
<td>Exception Return Branch Target Address</td>
</tr>
<tr>
<td>0x402</td>
<td>ERSTATUS</td>
<td>r/w</td>
<td>Exception Return Status</td>
</tr>
<tr>
<td>0x403</td>
<td>ECR</td>
<td>r</td>
<td>Exception Cause Register</td>
</tr>
<tr>
<td>0x404</td>
<td>EFA</td>
<td>r/w</td>
<td>Exception Fault Address</td>
</tr>
<tr>
<td>0x40A</td>
<td>ICAUSE1</td>
<td>r</td>
<td>Level 1 Interrupt Cause Register</td>
</tr>
<tr>
<td>0x40B</td>
<td>ICAUSE2</td>
<td>r</td>
<td>Level 2 Interrupt Cause Register</td>
</tr>
<tr>
<td>0x40C</td>
<td>AUX_IENABLE</td>
<td>r/w</td>
<td>Interrupt Mask Programming</td>
</tr>
<tr>
<td>0x40D</td>
<td>AUX_ITRIGGER</td>
<td>r/w</td>
<td>Interrupt Sensitivity Programming</td>
</tr>
<tr>
<td>0x410</td>
<td>XPU</td>
<td>r/w</td>
<td>User Mode Extension Enables</td>
</tr>
<tr>
<td>0x412</td>
<td>BTA</td>
<td></td>
<td>Branch Target Address</td>
</tr>
<tr>
<td>0x413</td>
<td>BTA_L1</td>
<td>r/w</td>
<td>Level 1 Return Branch Target</td>
</tr>
<tr>
<td>0x414</td>
<td>BTA_L2</td>
<td>r/w</td>
<td>Level 2 Return Branch Target</td>
</tr>
<tr>
<td>0x415</td>
<td>AUX_IRQ_PULSE_CANCEL</td>
<td>w</td>
<td>Interrupt Pulse Cancel</td>
</tr>
<tr>
<td>0x416</td>
<td>AUX_IRQ_PENDING</td>
<td>r</td>
<td>Interrupt Pending Register</td>
</tr>
</tbody>
</table>

### Illegal Auxiliary Register Usage

- Accessing the extension auxiliary register region in the basecase version of the ARCtangent-A5 processor will return the ID register. If an auxiliary register is read that is defined by an extension but not implemented, then 0 is returned. No exception is generated. Writes to non implemented auxiliary registers are ignored.

- If a non existent extension auxiliary register is read in the ARC 600 processor, the value returned is the ID register. If an auxiliary register is read that is defined by an extension but not implemented, then 0 is returned. No exception is generated. Writes to non implemented auxiliary registers are ignored.

- For the ARC 700 processor a read or a write of a non existent auxiliary register will raise an Instruction Error exception. Unless otherwise stated in each register description, if a write-only auxiliary register is read, an Instruction Error exception will be raised. Likewise, if a read-only auxiliary register is written, an Instruction Error exception will be raised.

Particular rules apply to Build Configuration Registers.
Status Register (Obsolete), STATUS, 0x00

The status register (STATUS) is used for legacy code that may be recompiled to use the ARCompact ISA. Full status and program counter information is provided in the PC register (PC) and 32-bit status register (STATUS32).

Figure 38 STATUS Register (Obsolete)

Semaphore Register, SEMAPHORE, 0x01

The SEMAPHORE register, Figure 39 on page 48, is used to control inter-process or ARCompact based processor to host communication. The basecase ARCompact based processor has at least 4 semaphore bits (S[3:0]). The remaining bits of the semaphore register are reserved for future versions of ARCompact based processors.

Each semaphore bit is independent of the others and is claimed using a set-and-test protocol. The semaphore register can be read at any time by the host or ARCompact based processor to see which semaphores it currently owns.

To Claim a Semaphore Bit
Write ‘1’ to the semaphore bit.
Read back the semaphore bit. Then:
- If returned value is ‘1’ then semaphore has been obtained.
- If returned value is ‘0’ then the host has the bit.

To Release a Semaphore Bit.
- Write a ‘0’ to the semaphore bit.

Mutual exclusion is provided between the ARCompact based processor and the host. In other words, if the host claims a particular semaphore bit, the ARCompact based processor will not be able to claim that same semaphore bit until the host has released it. Conversely, if the ARCompact based processor claims a particular semaphore bit, the host will not be able to claim that same semaphore bit until the ARCompact based processor has released it.

The semaphore bits are cleared to 0 after a Reset, which is the state where neither the ARCompact based processor nor the host have claimed any semaphore bits. When claiming a semaphore bit (i.e. setting the semaphore bit to a ‘1’), care should be taken not to clear the remaining semaphore bits. Keeping a local copy, or reading the semaphore register, and OR-ing that value with the bit to be claimed before writing back to the semaphore register could accomplish this.

Example 9 Claiming and Releasing Semaphore

.equ SEMBIT0,1 ; constant to indicate semaphore bit 0
.equ SEMBIT1,2 ; constant to indicate semaphore bit 1
.equ SEMBIT2,4 ; constant to indicate semaphore bit 2
.equ SEMBIT3,8 ; constant to indicate semaphore bit 3

LR r2,[SEMAPHORE] ; r2 <= semaphore pattern already attained
OR r2,r2,SEMBIT1 ; r2 <= semaphore pattern attained and wanted
SR r2,[SEMAPHORE] ; attempt to get the semaphore bit
LR r2,[SEMAPHORE] ; read back semaphore register
AND.F 0,r2,SEMBIT1 ; test for the semaphore bit being set
; EQ means semaphore not attained
; NE means semaphore attained

**NOTE**
Replacing the statement OR r2,r2,SEMBIT1 with BIC r2,r2,SEMBIT1 will release the semaphore, leaving any previously attained semaphores in their attained state.

### Loop Control Registers, LP_START, 0x02, LP_END, 0x03

![Figure 40 LP_START Register](image)

![Figure 41 LP_END Register](image)

The loop start (LP_START) and loop end (LP_END) registers contain the addresses for the zero delay loop mechanism. **Figure 40** on page 49 and **Figure 41** on page 49 show the format of these registers. The loop start and loop end registers can be set up with the special loop instruction (LPcc) or can be manipulated with the auxiliary register access instructions (LR and SR).

LP_START and LP_END registers follow the auxiliary PC register (PC) format.

In the ARCompact based processor bit 0 is reserved and should always be set to zero. When reading, bit 0 returns zero. Programming cautions exist when using the loop control registers, See LPcc instruction details on page 247 and Loop Count Register details on page 42 for further information.

### Identity Register, IDENTITY, 0x04

![Figure 42 Identity Register](image)

**Figure 42 Identity Register**

**Figure 42** on page 49 shows the identity register (IDENTITY). It contains the unique chip identifier assigned by ARC International (CHIPID[15:0]), the additional identity number (ARCNUM[7:0]) and the ARCompact based basecase version number (ARCVER[7:0]).

The format for ARCVER[7:0] is
- 0x00 to 0x0F = ARCtangent-A4 processor family (Original 32-Bit only processor cores)
- 0x10 to 0x1F = Reserved for ARCtangent-A5 processor family
- 0x20 = Reserved for ARC 600 processor family
- 0x21 = ARC 600 processor family, basecase version 1
- 0x22 = ARC 600 processor family, basecase version 2, supports additional BCR region and accesses to non-existent BCRs will return 0.
- 0x23 to 0x2F = Reserved for ARC 600 processor family
- 0x30 = Reserved for ARC 700 processor family
- 0x31 = ARC 700 processor family, basecase version 1
Auxiliary Register Set

Register Set Details

- 0x32 = ARC 700 processor family, basecase version 2, supports additional BCR region and accesses to BCR region have updated exception model.
- 0x33 to 0x3F = Reserved for ARC 700 processor family
- 0x40 to 0xFF = Reserved

**Debug Register, DEBUG, 0x05**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>SH</td>
<td>BH</td>
<td>UB</td>
<td>Reserved</td>
<td>ZZ</td>
<td>RA</td>
<td>Reserved</td>
<td>IS</td>
<td>Reserved</td>
<td>FH</td>
<td>SS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Figure 43 Debug Register*

The debug register (DEBUG) contains the following bits:

- load pending bit (LD);
- self halt (SH);
- breakpoint halt (BH);
- sleep mode (ZZ);
- reset applied (RA);
- single instruction step (IS);
- single step (SS); and
- force halt (FH).

LD can be read at any time by either the host (see The Host on page 337) or the ARCompact based processor and indicates that there is a delayed load waiting to complete. The host should wait for this bit to clear before changing the state of the ARCompact based processor.

SH indicates that the ARCompact based processor has halted itself with the FLAG instruction, this bit is cleared whenever the H bit in the STATUS register is cleared (i.e. The ARCompact based processor is running or a single step has been executed).

Breakpoint Instruction Halt (BH) bit is set when a breakpoint instruction has been detected in the instruction stream at stage one of the pipeline. A breakpoint halt is set when BH is ‘1’. This bit is cleared when the H bit in the status register is cleared, e.g. single stepping or restarting the ARCompact based processor.

ZZ bit indicates that the ARCompact based processor is in "sleep" mode. The ARCompact based processor enters sleep mode following a SLEEP instruction. ZZ is cleared whenever the ARCompact based processor "wakes" from sleep mode.

For the ARC 600 processor, the RA bit is set when a reset has occurred. This bit can be read at any time by either the host (see The Host on page 337) or the ARCompact based processor. The host reads this bit to determine if the system has reset. The bit can only be cleared by the host by writing to the DEBUG register.

For the ARC 600 core, single instruction stepping is provided through the use of the IS and SS bits. Single instruction step (IS) is used in combination with SS. When IS and SS are both set by the host the ARC 600 core will execute one full instruction.
For the ARC 700 core single instruction stepping is provided through the use of the IS bit, the SS bit is ignored. When the IS bit is set by the host the ARC 700 core will execute one full instruction.

The force halt bit (FH) is the correct method of stopping the ARCompact based processor externally by the host. The host setting this bit does not have any side effects when the ARCompact based processor is halted already. FH is not a mirror of the STATUS register H bit: clearing FH will not start the processor. FH always returns 0 when it is read.

**Program Counter, PC, 0x06**

![PC Register](image)

**Figure 44 PC Register**

The PC register contains the next instruction address based on the 32-Bit program counter. In the ARCompact based processor bit 0 is ignored and should always be set to zero. When reading, bit 0 returns zero.

For the ARCompact based processor the PC register returns the next instruction in sequence, or the target address if the LR instruction is in the delay slot of a branch instruction.

If an LR instruction is in the last instruction position of a zero-overhead loop, the value read from the PC register is undefined.

**Status Register 32-bit, STATUS32, 0x0A**

![STATUS32 Register](image)

**Figure 45 STATUS32 Register**

The status register contains the status flags. The status register (STATUS32), shown in Figure 45 on page 51, contains the following status flags: zero (Z), negative (N), carry (C) and overflow (V); the interrupt mask bits (E[2:1]); and the halt bit (H).

The status register is updated by the processor during program flow. The FLAG instruction can be used to set some of the bits in the status register directly, for example to set the Level 1 and Level 2 Interrupt Enables.

The status register can only be read by the processor. However, the status register can be read and written by the host.

When the ARC 700 processor reads the status register in user mode, only the Z, N, C, and V bits are valid. In kernel mode all bits of the register are valid when reading the status register.

The A1 and A2 fields indicate that an interrupt service routine is active. A1 is set on entry to a level 1 interrupt, A2 is set on entry to a level 2 interrupt. Only one bit, A1 or A2, is ever set at any one time in STATUS32. For example, when a level 2 interrupt interrupts a level 1 service routine, A2 is set and A1 is cleared in STATUS32, and the level 2 interrupt status link register STATUS32_L2 will have therefore have A2 cleared and A1 set. When the return from interrupt instruction, RTIE, is executed, A1 and A2 are loaded with values from the selected interrupt status link register (STATUS32_L1 for a level 1 interrupt or STATUS32_L2 for a level 2 interrupt).

The AE bit is set on entry to an exception, and indicates that an exception is active and that the Exception Return Address register (ERET) is valid. When the return from interrupt/exception instruction, RTIE, is executed AE is loaded with the value in the ERSTATUS register.
The DE bit is set in order to indicate that the instruction pointed to by PC32 is the delay slot instruction of a branch. When an instruction completes and this bit is set, the instruction is the delay slot instruction of a branch, irrespective of whether branch or jump is taken. As a result the next instruction required is from the target of the branch. Hence the next PC value is loaded from the Branch Target Address register (BTA). On an exception or interrupt return, the STATUS32 register is reloaded by the RTIE instruction. If the STATUS32[DE] bit is set true as a result of the RTIE operation, the Branch Target Address register (BTA) is simultaneously restored from the Exception Branch Target Address register (ERBTA). The DE bit is only readable by an external debugger or from kernel mode. Using the LR instruction in user mode will return 0 in this bit.

U indicates User mode. User mode restricts access to machine state. Kernel mode, when U is 0, allows an operating system full access. Kernel mode is entered on Reset, interrupt or exception. U is reset to its previous value on interrupt or exception exit when status flags are reloaded from link register.

L indicates whether the zero-overhead loop mechanism is disabled. L is set to 1, indicating loop is disabled on an interrupt or exception. L is reset to its previous value when status flags are reloaded from the link register. L is also cleared when a loop instruction (LPcc) is executed.

The ARctangent-A5 and ARC 600 processors do not use the A1, A2, AE, DE, U or L fields. These fields will return 0 when read with the LR instruction.

All fields, except the H bit, are set to 0 when the processor is Reset. The H bit is set dependent on the configuration of the processor run state on Reset.

CAUTION

There must be at least one instruction between a FLAG instruction and a “J.F<.D> [ILINK1]” or "J.F<.D> [ILINK2]" instruction.

<table>
<thead>
<tr>
<th>FLAG</th>
<th>NOP</th>
<th>J.F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x100</td>
<td>[ilink1]</td>
<td></td>
</tr>
</tbody>
</table>

### Branch Target Address, BTA, 0x412

The BTA register contains the target address of any branch or jump. The value in the BTA register is dependent on whether the branch or jump is taken. The BTA register holds the address to be used after the delay slot has committed in all circumstances.

If the branch or jump is taken the BTA register will contain the target address of the branch or jump. If the branch or jump is not taken the BTA register will contain the address of the instruction that is due to execute immediately after the instruction in the delay slot.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Address[31:1] | T |

**Figure 46 BTA, Branch Target Address**

In the ARCompact based processor, the T field (bit 0) when set indicates whether the address field contains the target of a taken branch or jump. When the T field is clear, the address field contains address of the next instruction due to execute if the branch/jump is not executed.

Since interrupts are permitted between a branch/jump and an executed delay slot instruction (an exception can also occur on the delay slot instruction), special branch target address registers are used for interrupt and exception handler returns.

When returning from exceptions or interrupts, if the STATUS32[DE] bit will be set true as a result of the RTIE operation, the value in the BTA register will have been restored from the appropriate Interrupt or Exception Return BTA register (ERBTA, BTA_L1 or BTA_L2), allowing the program to resume execution at the correct point.
When returning from an interrupt, the Branch Target Address register (BTA) is loaded from the appropriate high- or low-level Interrupt Return Branch Target Address register (BTA_L1 or BTA_L2).

When returning from an exception, the Branch Target Address register (BTA) is loaded from the Exception Return Branch Target Address (ERBTA) register.

**NOTE** Certain configurations may not support the BTA, ERBTA, BTA_L1 and BTA_L2 registers. When these registers are not supported, interrupts and exceptions are held off until the instruction in the delay slot commits. The support of these registers is indicated by the BTA_LINK_BUILD configuration register.

### Interrupt Status Link Registers, STATUS32_L1, 0x0B, STATUS32_L2, 0x0C

![Figure 47 STATUS32_L1, STATUS32_L2 Registers](image)

A level 1 or level 2 interrupt will save the current status register STATUS32 in auxiliary register STATUS32_L1 or STATUS32_L2.

If J.F<.D> [ILINK1] or J.F<.D> [ILINK2] instructions are executed to return from level 1 or level 2 interrupts then the current status register STATUS32 will be restored from auxiliary register STATUS32_L1 or STATUS32_L2 accordingly.

In the ARCompact based processor bit 0 is ignored and should always be set to zero. When reading, bit 0 returns zero.

**CAUTION** For the ARcTangent-A5 and ARC 600 processor there must be at least one instruction between writing to STATUS32_L1 or STATUS32_L2 using an SR instruction and a "J.F<.D> [ILINK1]" or "J.F<.D> [ILINK2]" instruction.

SR           r0, [STATUS32_L1]
N0P           r0, [STATUS32_L1]
J.F           [ilink1]

### Interrupt Branch Target Link Registers, BTA_L1, 0x413, BTA_L2, 0x414

When returning from an interrupt, the Branch Target Address register (BTA) is loaded from the appropriate high- or low-level Interrupt Return Branch Target Address register (BTA_L1 or BTA_L2).

![Figure 48 BTA_L1 and BTA_L2, Interrupt Return Branch Target Registers](image)

**NOTE** Certain configurations may not support the BTA, ERBTA, BTA_L1 and BTA_L2 registers. When these registers are not supported, interrupts and exceptions are held off until the instruction in the delay slot commits. The support of these registers is indicated by the BTA_LINK_BUILD configuration register.

### Interrupt Vector Base Register, INT_VECTOR_BASE, 0x25

![INT_VECTOR_BASE](image)
Figure 49 INT_VECTOR_BASE Register

The Interrupt Vector Base register (INT_VECTOR_BASE) contains the base address of the interrupt vectors. On Reset the interrupt vector base address is loaded with a value from the interrupt system, see Interrupt Vector Base Address Configuration, VECBASE_AC_BUILD on page 80. This value can be read from INT_VECTOR_BASE at any time. During program execution the interrupt vector base can be changed by writing to INT_VECTOR_BASE. The interrupt vector base address can be set to any 1Kbyte-aligned address. The bottom 10 bits are ignored for writes and will return 0 on reads.

Interrupt Level Status Register, AUX_IRQ_LV12, 0x43

After an interrupt has occurred, the level of an interrupt is indicated by the interrupt level status register (AUX_IRQ_LV12) auxiliary register. Two sticky bits are provided to indicate when a level 1 or level 2 interrupt has been taken.

The interrupt level status register is complementary to the A1 and A2 bits of the STATUS32 register. The sticky bits will stay set until reset by software. Writing '1' to the bit position resets the bits in the interrupt status register, writing a '0' has no effect.

![Figure 50 AUX_IRQ_LV12 Interrupt Level Status Register](image)

The level 1 interrupt status bit (L1) is set in hardware if a level 1 interrupt is taken. The L1 bit is cleared in software by writing a '1' to L1. The level 2 interrupt status bit L2 is set in hardware if a level 2 interrupt or exception is taken. The L2 bit is cleared in software by writing a '1' to L2.

Interrupt Level Programming Register, AUX_IRQ_LEV, 0x200

The priority level programming register (AUX_IRQ_LEV) contains the set of interrupts and their priority set. Each interrupt has a corresponding bit position.

A value of '0' in the interrupts bit position represents that the interrupt belongs to priority level 1 set of interrupts and a value of '1' means that the interrupt belongs to priority level 2 set of interrupts.

![Figure 51 AUX_IRQ_LEV Interrupt Level Programming Register](image)

Bits 0 to 2 are reserved and should be written as 0. Reading from these bits returns 0.

Bits 16 to 31 are only used when the extension interrupts IRQ16-IRQ31 are enabled. If the extension interrupts are not enabled then writing to bits 16 to 31 has no effect and reading returns 0.

After Reset the ARCTangent-A5 processor and ARC 600 processor set all interrupts to their default priority state as shown in the interrupt vector tables, Table 23 and Table 24.

After Reset the ARC 700 processor sets all interrupts to their default priority state as shown in the interrupt vector table, Table 22.

In order to update interrupt priority levels, it is recommended that the AUX_IRQ_LEV register is first read, appropriate bits are updated, and then finally re-written by the ARCompact based code or by the host (see The Host on page 337).
Software Interrupt Trigger, AUX_IRQ_HINT, 0x201

In addition to the SWI/TRAP0 instruction, the interrupt system allows software to generate a specific interrupt by writing to the software interrupt trigger register (AUX_IRQ_HINT). Level 1 and level 2 interrupts (IRQ3 to IRQ31) can be generated through the AUX_IRQ_HINT register. The AUX_IRQ_HINT register can be written through ARCompact based code or from the host (see The Host on page 337).

The software triggered interrupt mechanism can be used even if there are no associated interrupts connected to the ARCompact based processor.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>Interrupt no.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 52 AUX_IRQ_HINT Software Triggered Interrupt

Writing the chosen interrupt value to the AUX_IRQ_HINT register generates a software triggered interrupt. For example a value of 0x09 will trigger an IRQ9 interrupt.

Writing 0x00 to the AUX_IRQ_HINT register clears a software triggered interrupt.

Writing a value greater than 0x1F will clear any software triggered interrupt. Writing values 0x0 to 0x2 have no effect

A read from the AUX_IRQ_HINT register will return the value of the current software triggered interrupt.

A new interrupt should not be generated using the software triggered interrupt system until any outstanding interrupts have been serviced. The AUX_IRQ_HINT register should be read and checked as 0x0 before a new value is written.

If the extension interrupts are not enabled then values outside the range 3 to 15 will clear the AUX_IRQ_HINT register. If extension interrupts are enabled then the valid range of values is extended from 3 to 31.

Since both the host and the ARCompact based code can use the AUX_IRQ_HINT register, a semaphore system needs to be used to control ownership.

The SEMAPHORE register which is available in the ARCTangent-A5 and ARC 600 processor can be used for this purpose.

In the case of pulse sensitive interrupts, no state is kept to indicate what generated the interrupt. It is best practice not to have multiple interrupt sources for pulse sensitive interrupts. For example if an interrupt was generated from both a pulse sensitive interrupt and a software triggered interrupt, then the interrupt service routine would not be able to determine that the pulse sensitive interrupt had also occurred.

It is recommended that the associated interrupt priority level is masked before generating a pulse sensitive interrupts using the AUX_IRQ_HINT register.

For the ARC 700 processor, the AUX_IENABLE register can also be used to mask interrupts generated with AUX_IRQ_HINT.

Interrupt Cause Registers, ICAUSE1, 0x40A, ICAUSE2, 0x40B

When the A1 or A2 bit in the STATUS32 register is true, the associated interrupt cause register (ICAUSE1 or ICAUSE2) will contain the number of the interrupt being handled. Note that a Memory Error interrupt will cause ICAUSE2 to be set to 0x1.
Writing to the Interrupt Cause registers will overwrite any value that has been set by the interrupt system.

The interrupt cause registers, ICAUSE1 and ICAUSE2, are not affected when returning from an interrupt, and when read will return the value of the last interrupt taken.

![ICAUSE1 and ICAUSE2 Interrupt Cause Registers](image)

**Interrupt Mask Programming Register, AUX_IENABLE, 0x40C**

The ARC 700 processor uses the AUX_IENABLE register to enable individual masking of each incoming interrupt. Writing a value of ‘1’ in the interrupts bit position enables that particular interrupt. To disable all interrupts, by turning off the interrupt unit, use the `FLAG` instruction to reset the [Level 1 and Level 2 Interrupt Enables](#).

The AUX_IENABLE register can also be used to mask interrupts generated with the [AUX_IRQ_HINT](#) register.

Bits 0 to 2 are reserved and should be written as 0b111. Reading from these bits returns 0b111.

Enable bits for non-present interrupts will return 0, and writes to these bits will be ignored.

If the full set of interrupts are available the AUX_IENABLE register is set to 0xFFFFFFFF when the processor is [Reset](#).

![AUX_IENABLE, Interrupt Mask Programming Register](image)

**Interrupt Sensitivity Programming Register, AUX_ITRIGGER, 0x40D**

The ARC 700 processor uses the AUX_ITRIGGER register to allow an operating system to select whether each interrupt will be level or pulse sensitive.

Bits 0 to 2 are reserved and should be written as 0. Reading from these bits returns 0.

A value of '0' in the interrupts bit position represents that the interrupt is level sensitive and a value of '1' means that the interrupt is pulse sensitive.

This register is set to 0x0 when the processor is [Reset](#) which sets all interrupts to be level sensitive.

![AUX_ITRIGGER, Interrupt Sensitivity Programming Register](image)

**Interrupt Pulse Cancel Register, AUX_IRQ_PULSE_CANCEL, 0x415**

A write-only 32-bit register, AUX_IRQ_PULSE_CANCEL, is provided to allow the operating system to clear a pulse-triggered interrupt after it has been received, and before it is serviced. Writing '1' to the relevant bit will clear the interrupt if it is set to pulse-sensitivity. If the interrupt is of type level sensitivity, then writing to its relevant bit position will have no effect.

Bits 0 and 2 are reserved and should be written as 0.

Bit 1 is set when a [Memory Error](#) interrupt occurs, it is cleared by writing to it.
Register Set Details

Auxiliary Register Set

31 - 0


Figure 56 AUX_IRQ_PULSE_CANCEL Interrupt Pulse Cancel Register

Interrupt Pending Register, AUX_IRQ_PENDING, 0x416

| Interrupt Pending IRQ [31:16] | Interrupt Pending IRQ [15:3] | Reserved |

Reading from bits 0 to 2 bits returns 0.

Exception Return Address, ERET, 0x400

| Address[31:1] | R |

Figure 58 ERET, Exception Return Address

When returning from an exception the program counter (PC) is loaded from the Exception Return Address (ERET) register.

When a fault is detected on an instruction, the exception return address register (ERET) is loaded with the PC value used to fetch the fauliting instruction.

If the exception is coerced using a TRAP_S or TRAP0 instruction, the exception return register (ERET) is loaded with the address of the next instruction to be fetched after the TRAP instruction. This value is the architectural PC expected after the TRAP completes – hence pending branches and loops are taken into account.

In the ARCompact based processor bit 0 is ignored and should always be set to zero. When reading, bit 0 returns zero.

Exception Return Branch Target Address, ERBTA, 0x401

| Address[31:1] | T |

Figure 59 ERBTA, Exception Return Branch Target Address

NOTE: Certain configurations may not support the BTA, ERBTA, BTA_L1 and BTA_L2 registers. When these registers are not supported, interrupts and exceptions are held off until the instruction in the delay slot commits. The support of these registers is indicated by the BTA_LINK_BUILD configuration register.

Exception Return Status, ERSTATUS, 0x402

| RESERVED | L | Z | N | C | V | U | DEAEAE2A1E2E1 | R |

Figure 60 ERSTATUS, Exception Return Status Register

An exception will save the current status register STATUS32 in auxiliary register ERSTATUS.
When the **RTIE** instruction is executed to return from the exception handler then the current status register STATUS32 will be restored from auxiliary register ERSTATUS.

In the ARCompact based processor bit 0 is ignored and should always be set to zero. When reading, bit 0 returns zero.

### Exception Cause Register, ECR, 0x403

The Exception Cause register (ECR) is provided to allow an exception handler access to information about the source of the exception condition. The value in the Exception Cause register is made up as shown in Figure 61 on page 58.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Reserved | Vector Number | Cause Code | Parameter |

**Figure 61 ECR, Exception Cause Register**

The Vector Number is an eight-bit number, directly corresponding to the vector number and vector name being used. See Table 25 on page 82 for a list of vector numbers.

Since multiple exceptions share each vector, the eight bit Cause Code is used to identify the exact cause of an exception. See Table 26 on page 87 for a full list of exception cause codes.

The eight bit Parameter is used to pass additional information about an exception that cannot be contained in the previous fields. See Table 26 on page 87 for a full list of exception parameters.

Writing to the Exception Cause register will overwrite any value that has been set by the exception system.

Interrupts do not set the exception cause register. Receipt of interrupts sets the appropriate ICAUSEn register to the number of the last taken interrupt.

### Exception Fault Address, EFA, 0x404

When an exception occurs, the exception fault address register (EFA) is loaded with the address associated with the fault. For memory data operations, this is the target of the operation. For other faults, the EFA register will be loaded with the PC value used to fetch the faulting instruction.

**Figure 62 EFA, Exception Fault Address**

### User Mode Extension Enable Register, XPU, 0x410

The 32-bit register, XPU, is provided to control access to extension instructions and state. The enable bits of the register is used to control groups of extension functions rather than individual instructions or registers. The register allows:

- Disabling of extension functions - for example to permit software emulation of extensions to be tested
- Operating systems to grant user-mode access to extension functions and state
- Intelligent context switching of extension state (lazy context switch)
- Context switching of extension hardware in system containing reconfigurable logic
- Extension enables could be used as part of a power reduction scheme

A group of extensions would be a related set of instructions and registers, for example
• DSP extensions group
• Cryptography extensions group
• etc

All extension functions are assigned to an extensions group.

When an attempt is made to access an extension function (whether instruction or state), the permission bit for the extension group is checked. If the permission is enabled, the access is successful. If the permission is disabled, the CPU will generate a Privilege Violation.

The exception cause register (ECR) is loaded with an appropriate code in order that an OS can:

• Distinguish between an access to a disabled extension and a non-existent extension.
• For a disabled-extension, determine which extension group was accessed.

With this functionality, various scenarios are possible for OS control of extensions.

**User Mode Extension Enable Register**

On Reset, the user mode extensions permission register is set to 0x00000000 in order to disable all extension functions.

![Figure 63 XPU, User Mode Extension Permission Register](image)

Groups u0 to u15 are reserved for extensions provided by ARC International. Groups u16 to u31 are available for customer use.

**Processor Timers Auxiliary Registers**

The processor timers are two independent 32-bit timers. Timer 0 and timer 1 are identical in operation, their only difference being that they are connected to different interrupts.

The processor timers are connected to a system clock signal that operates even when the ARCompact based processor is in sleep mode. The timers can be used to generate interrupt signals that will wake the processor from sleep mode.

During ARC 700 debug access, for example when the debug system is reading auxiliary registers or memory, the processor timers are paused so that debug operations are not included in the cycle count.

The processor timers automatically reset and restart their operation after reaching the limit value. The processor timers can be programmed to count only the clock cycles when the processor is not halted. The processor timers can also be programmed to generate an interrupt or to generate a system Reset upon reaching the limit value.

**Programming**

In order to program a timer \( n \), the following sequence should be used:

• Write 0 to the CONTROL\( n \) register to disable interrupts
• Write the limit value to the timer LIMIT\( n \) register
• Set up the control flags according to the desired mode of operation by updating the timer CONTROL\( n \) register
• Write the count value to the timer COUNT\( n \) register.
Timer $n$ starts counting from the \texttt{COUNTn} value upwards until it reaches the \texttt{LIMITn} value after which a level type interrupt, if enabled, is generated. Timer $n$ then automatically restarts to count from 0 upward until it reaches the limit value again.

<table>
<thead>
<tr>
<th>Limit value</th>
<th>0xFF</th>
<th>0xFF</th>
<th>0xFF</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Count value</th>
<th>0xFE</th>
<th>0xFF</th>
<th>0x00</th>
</tr>
</thead>
</table>

\textbf{Figure 64 Interrupt Generated after Timer Reaches Limit Value}

It is up to the software to clear the timer interrupts. Once an interrupt is generated, writing to \texttt{CONTROLn} register clears it. This should be performed during the interrupt service routine.

In Watchdog mode, see The reset signal is activated two cycles after the limit condition has been reached.

\textbf{Timer 0 Count Register, COUNT0, 0x21}

\textbf{Figure 65 Timer 0 Count Value Register}

The timer count value, COUNT0, is a read/write register. Writing to this register sets the initial count value for the timer, and restarts the timer. Subsequently, the register can be read to reflect the timer 0 count progress.

The COUNT0 register can be updated when the timer is running in which case the internal count register is updated with the new count value and the timer starts counting up from the updated value.

\textbf{Timer 0 Control Register, CONTROL0, 0x22}

\textbf{Figure 66 Timer 0 Control Register}

The timer control register (CONTROL0) is used to update the control modes of the timer.

Writing to CONTROL0 will de-assert the timer interrupt, but does not stop the timer from counting. The timer continues counting and will independently start the next iteration of counting, setting COUNT0 to 0, when LIMIT0 equals COUNT0.

The Interrupt Enable flag (IE) enables the generation of an interrupt after the timer has reached its limit condition. If this bit is not set then no interrupt will be generated. The IE flag is set to 0 when the processor is \textbf{Reset}.

The Not Halted mode flag (NH) causes cycles to be counted only when the processor is running (not halted). When set to 0 the timer will count every clock cycle. When set to 1 the timer will only count when the processor is running. The NH flag is set to 0 when the processor is \textbf{Reset}. 

60 ARCompact™ Programmer's Reference
The Watchdog mode flag (W) enables the generation of a system watchdog reset signal after the timer has reached its limit condition. If this bit is not set then no watchdog reset signal will be generated. The watchdog reset signal is activated two cycles after the limit condition has been reached. The watchdog reset signal can be used to cause a system or processor Reset with appropriate custom logic.

If both the IE and W bits are set then only the watchdog reset is activated since the ARCompact based processor will be reset and the interrupt will be lost.

If both the IE and W bits are clear then the timer will automatically reset and restart its operation after reaching the limit value.

For the ARC 600 processor, the Interrupt Pending flag (IP) is a read only flag that reflects the value of the timer interrupt line. A 0 indicates the value of the interrupt line is low, a 1 indicates the value of the interrupt line is high.

All of the control flags should be programmed in one write access to the CONTROL0 register.

**Timer 0 Limit Register, LIMIT0, 0x23**

![Figure 67 Timer 0 Limit Value Register](image1)

The timer limit value, LIMIT0, is a read/write register. The programmer should write the limit value into this register. The limit value is the value after which an interrupt or reset is to be generated. The timer limit register is set to 0x00FFFFFF when the processor is Reset for backward compatibility to previous processor variants.

**Timer 1 Count Register, COUNT1, 0x100**

![Figure 68 Timer 1 Count Value Register](image2)

See COUNT0 register on page 60 for field information.

**Timer 1 Control Register, CONTROL1, 0x101**

![Figure 69 Timer 1 Control Register](image3)

See CONTROL0 register on page 60 for field information.

**Timer 1 Limit Register, LIMIT1, 0x102**

![Figure 70 Timer 1 Limit Value Register](image4)

See LIMIT0 register on page 61 for field information.
Extension Auxiliary Registers

The auxiliary register set is extendible up to the full $2^{32}$ register space. If an extension auxiliary register is accessed that is not implemented then certain conditions apply. See Illegal Auxiliary Register Usage on page 47.

**NOTE** The implemented system may have extensions or customizations in this area, please see associated documentation.

Optional Extensions Auxiliary Registers

The following table summarizes the auxiliary registers that are used by the optional extensions.

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>r/w</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x12</td>
<td>MULHI</td>
<td>w</td>
<td>High part of multiply to restore multiply state</td>
</tr>
</tbody>
</table>

**Multiply Restore Register, MULHI, 0x12**

The extension auxiliary register MULHI is used to restore the multiply result register if the multiply has been used, for example, by an interrupt service routine.

**NOTE** No interlock is provided to stall writes when a multiply is taking place. For this reason, the user must ensure that the multiply has completed before writing the MULHI register. Reading one of the scoreboarded multiplier result registers can easily do this.

The lower part of the multiply result register can be restored by multiplying the desired value by 1.

**Example 10 Reading Multiply Result Registers**

```
MOV  r1,mlo ;put lower result in r1
MOV  r2,mhi ;put upper result in r2
```

**Example 11 Restoring the Multiply Results**

```
MULU64  r1,1 ;restore lower result
MOV  0,mlo ;wait until multiply complete. N.B causes ;processor to stall until multiplication is ;finished
SR  r2,[mulhi] ;restore upper result
```

Extended Arithmetic Auxiliary Registers

The following table summarizes the auxiliary registers that are used by the extended arithmetic library.

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>r/w</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x41</td>
<td>AUX_MACMODE</td>
<td>r/w</td>
<td>Extended Arithmetic status and mode register</td>
</tr>
</tbody>
</table>

**MAC Status and Mode Register, AUX_MACMODE, 0x41**

To support the extended arithmetic library, the AUX_MACMODE register is provided. There are two channels in the AUX_MACMODE registers which correspond to channel 1 data (high 16-bit) and channel 2 data (low 16-bit) respectively in the packed 16-bit data format. See also Dual 16-bit Data on page 30. Both channel 1 and channel 2 flags will be updated when any dual word instruction
completes. When a non dual word extended arithmetic instruction saturates both saturation flags S1 and S2 will be set.

The saturation flags, S1 and S2 are sticky and both are cleared by writing to the AUX_MACMODE register and setting the CS bit.

Figure 71 AUX_MACMODE Register

Refer to section Extended Arithmetic Condition Codes on page 170 for discussion of the condition code tests.

### Build Configuration Registers

A reserved set of auxiliary registers, called Build Configuration Registers (BCRs), can be used by embedded software or host debug software to detect the configuration of the ARCompact based system. The build configuration registers contain the version of each extension, as well as specific configuration information.

Some optional components in an ARCompact based based processor system may only provide version information registers to indicate the presence of a given component. These version registers are not necessarily part of the Build Configuration Registers set. Optional component version registers may be provided as part of the extension auxiliary register set for a component.

Generally each register has two fields, the least significant 8 bits contain the version number of the module, the remaining bits contain configuration information. Any bits within the register that are not required will return zero. The version number field will be set to zero if the module is not implemented in the design, and can therefore be used to detect the presence of the component within the ARCompact based system.

If a non existent extension build configuration register is read in the ARC 600 processor, the value returned is 0. No exception is generated. Writes to build configuration registers are ignored.

For the ARC 700 processor a read of a non existent build configuration register in kernel mode will return 0. No exception is generated. In user mode reads from build configuration registers will raise a Privilege Violation exception. In kernel or user mode writes to build configuration registers will raise an Instruction Error exception.

The following table summarizes the build configuration registers for components that are described in this manual.

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>r/w</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x60</td>
<td>BCR_VER</td>
<td></td>
<td>Build Configuration Registers Version</td>
</tr>
<tr>
<td>0x63</td>
<td>BTA_LINK_BUILD</td>
<td>r</td>
<td>Build configuration for: BTA Registers</td>
</tr>
<tr>
<td>0x65</td>
<td>EA_BUILD</td>
<td>r</td>
<td>Build configuration for: Extended Arithmetic</td>
</tr>
<tr>
<td>0x68</td>
<td>VECBASE_AC_BUILD</td>
<td>r</td>
<td>Build configuration for: Interrupts</td>
</tr>
<tr>
<td>0x6E</td>
<td>RF_BUILD</td>
<td>r</td>
<td>Build configuration for: Core Registers</td>
</tr>
<tr>
<td>0x75</td>
<td>TIMER_BUILD</td>
<td>r</td>
<td>Build configuration for: Processor Timers</td>
</tr>
<tr>
<td>0x7B</td>
<td>MULTIPLY_BUILD</td>
<td>r</td>
<td>Build configuration for: Multiply</td>
</tr>
</tbody>
</table>
Build Configuration Registers

Register Set Details

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>r/w</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x7C</td>
<td>SWAP_BUILD</td>
<td>r</td>
<td>Build configuration for: Swap</td>
</tr>
<tr>
<td>0x7D</td>
<td>NORM_BUILD</td>
<td>r</td>
<td>Build configuration for: Normalize</td>
</tr>
<tr>
<td>0x7E</td>
<td>MINMAX_BUILD</td>
<td>r</td>
<td>Build configuration for: Min/Max</td>
</tr>
<tr>
<td>0x7F</td>
<td>BARREL_BUILD</td>
<td>r</td>
<td>Build configuration for: barrel shift</td>
</tr>
</tbody>
</table>

**Build Configuration Registers Version, BCR_VER, 0x60**

The BCR version register, BCR_VER, specifies which build configuration register implementation is present.

![Figure 72 BCR_VER Register](image)

**Table 10 BCR_VER field descriptions**

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Build Configuration Registers</td>
</tr>
<tr>
<td></td>
<td>0x00 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x01 = BCR Region at 0x60-0x7F only</td>
</tr>
<tr>
<td></td>
<td>0x02 = BCR Region at 0x60-0x7F and 0xC0-0xFF</td>
</tr>
</tbody>
</table>

**BTA Configuration Register, BTA_LINK_BUILD, 0x63**

The BTA configuration register, BTA_LINK_BUILD, specifies whether the BTA registers are present.

Certain configurations may not support the BTA, ERBTA, BTA_L1 and BTA_L2 registers. When these registers are not supported, interrupts and exceptions are held off until the instruction in the delay slot commits.

![Figure 73 BTA_LINK_BUILD Configuration Register](image)

**Table 11 BTA_LINK_BUILD field descriptions**

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>Presence of BTA Registers</td>
</tr>
<tr>
<td></td>
<td>0x0 = BTA registers are absent</td>
</tr>
<tr>
<td></td>
<td>0x1 = BTA registers are present</td>
</tr>
</tbody>
</table>

**Extended Arithmetic Configuration Register, EA_BUILD, 0x65**

The extended arithmetic configuration register, EA_BUILD, contains the version of the extended arithmetic instructions.

![Figure 74 EA_BUILD Configuration Register](image)
### Table 12 EA_BUILD field descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Extended Arithmetic</td>
</tr>
<tr>
<td></td>
<td>0x00 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x01 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x02 = Current Version</td>
</tr>
</tbody>
</table>

### Interrupt Vector Base Address Configuration, VECBASE_AC_BUILD, 0x68

The default base address of the interrupt vector table is fixed when a particular ARCompact based system is created. On Reset the programmable vector base register, INT_VECTOR_BASE is set from the constant value in VECBASE_AC_BUILD.

VECBASE_AC_BUILD is a read only register. Bits 1 to 0 indicate the number of interrupts provided with the interrupt unit.

Bits 10 to 31 show the interrupt vector base address based on the configuration of the interrupt system.

![Figure 75 VECBASE_AC_BUILD Configuration Register](image)

#### Table 13 VECBASE_AC_BUILD field descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Interrupt Unit</td>
</tr>
<tr>
<td></td>
<td>0x00 = AR Ctangent-A5, ARC 600 Interrupt Unit</td>
</tr>
<tr>
<td></td>
<td>0x01 = ARC 700 Interrupt Unit</td>
</tr>
<tr>
<td>E[1:0]</td>
<td>Number of interrupts in system</td>
</tr>
<tr>
<td></td>
<td>0x0 = 16 interrupts</td>
</tr>
<tr>
<td></td>
<td>0x1 = 32 interrupts</td>
</tr>
<tr>
<td></td>
<td>0x2 = 8 interrupts (only available in Version 0x01 Interrupt Unit).</td>
</tr>
<tr>
<td></td>
<td>0x3 = Reserved</td>
</tr>
<tr>
<td>ADDR[31:10]</td>
<td>Interrupt Vector Base Address</td>
</tr>
</tbody>
</table>

### Core Register Set Configuration Register, RF_BUILD, 0x6E

The RF_BUILD register is provided to determine whether the base core register set is configured as a 16 or 31 entry set, and whether the register set is cleared on Reset. The RF_BUILD register also indicates whether the register set is made up from a 3 or 4 port register file.

![Figure 76 RF_BUILD Configuration Register](image)

The field descriptions are shown in the following table.

#### Table 14 RF_BUILD field descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Core Register Set</td>
</tr>
<tr>
<td></td>
<td>0x01 = Current Version</td>
</tr>
</tbody>
</table>
### Processor Timers Configuration Register, TIMER_BUILD, 0x75

The TIMER_BUILD configuration register indicates the presence of the Processor Timers Auxiliary Registers.

![Figure 77 MULTIPLY_BUILD Configuration Register](image)

#### Table 15 TIMER_BUILD field descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Current version –</td>
</tr>
<tr>
<td>T0</td>
<td>Timer 0 Present</td>
</tr>
<tr>
<td>T1</td>
<td>Timer 1 Present</td>
</tr>
</tbody>
</table>

### Multiply Configuration Register, MULTIPLY_BUILD, 0x7B

The multiply configuration register, MULTIPLY_BUILD, contains the version of the multiply instructions.

![Figure 78 MULTIPLY_BUILD Configuration Register](image)

#### Table 16 MULTIPLY_BUILD field descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Multiply</td>
</tr>
</tbody>
</table>

0x01 = Multiply 32x32 with special result registers
0x02 = Multiply 32x32 with any result register
Swap Configuration Register, SWAP_BUILD, 0x7C
The multiply configuration register, SWAP_BUILD, contains the version of the SWAP instruction.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Swap</td>
</tr>
<tr>
<td></td>
<td>0x01 = Current Version</td>
</tr>
</tbody>
</table>

Normalize Configuration Register, NORM_BUILD, 0x7D
The multiply configuration register, NORM_BUILD, contains the version of the normalize instructions, NORM and NORMW.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Swap</td>
</tr>
<tr>
<td></td>
<td>0x01 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x02 = Current Version</td>
</tr>
</tbody>
</table>

Min/Max Configuration Register, MINMAX_BUILD, 0x7E
The MIN/MAX configuration register, MINMAX_BUILD, contains the version of the MIN and MAX instructions.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Min/Max</td>
</tr>
<tr>
<td></td>
<td>0x01 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x02 = Current Version</td>
</tr>
</tbody>
</table>

Barrel Shifter Configuration Register, BARREL_BUILD, 0x7F
The multiply configuration register, BARREL_BUILD, contains the version of the Barrel Shift/Rotate instructions.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>Version of Min/Max</td>
</tr>
<tr>
<td></td>
<td>0x01 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x02 = Current Version</td>
</tr>
<tr>
<td>Field</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------------------</td>
</tr>
<tr>
<td>Version</td>
<td>Version of Barrel Shifter</td>
</tr>
<tr>
<td></td>
<td>0x01 = Reserved</td>
</tr>
<tr>
<td></td>
<td>0x02 = Current Version</td>
</tr>
</tbody>
</table>
This page is intentionally left blank.
Chapter 4 — Interrupts and Exceptions

Introduction

The ARCompact based processor has interrupts and exceptions. Exceptions are synchronous to an instruction. Most exceptions can occur at the same place each time a program is executed (apart from a Memory Error exception that can occur asynchronously), whereas interrupts are typically asynchronous. There are additionally two sets of maskable interrupts: level 2 (mid priority) and level 1 (low priority). The exception set always has the highest priority over the interrupts.

In the ARC 700 processor, interrupts and exceptions cause the processor to enter into the Kernel operating mode. Depending upon the processor operating mode when an exception or interrupt takes place, the processor can either enter Kernel or User mode upon returning from an interrupt or an exception.

Privileges and Operating Modes

The operating mode, on the ARC 700 processor, is used to determine whether a task may execute a privileged instruction. The operating mode is also used by the memory management system to determine whether a specific location in memory may be accessed.

Two operating modes are provided:

- Kernel mode
- User mode

Various bits in the STATUS32 register are provided in order that kernel mode tasks can determine in which mode they are running, to enable the processor to correctly recover from all legitimate interrupt/exception situations, and to enable the complete processor state to be saved and restored.

Kernel Mode

The ARC 700 kernel mode is the highest level of privilege and is the default mode from Reset. Access to all machine state, including privileged instructions and privileged registers, is provided in Kernel mode.

User Mode

The ARC 700 user mode is the lowest level of privilege and provides limited access to machine state. Any attempt to access privileged machine state, for example privileged instructions or privileged registers, causes an exception.

Privilege Violations

The section describes the privileges available to ARC 700 tasks running in user mode and kernel mode. The following table gives an overview of the differences in privilege between the two modes.
### Table 21 Overview of ARC 700 Privileges

<table>
<thead>
<tr>
<th>Function</th>
<th>User</th>
<th>Kernel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access to General Purpose Registers</td>
<td>All except ILINK1/2 – no access from user mode</td>
<td>•</td>
</tr>
<tr>
<td>Memory management / TLB controls</td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Cache management</td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Access to memory with ASID = User PID</td>
<td>By flag bits in Page Descriptor (PD)</td>
<td>By flag bits in Page Descriptor (PD)</td>
</tr>
<tr>
<td>Access to memory with ASID ≠ User PID</td>
<td>If global bit set</td>
<td>If global bit set</td>
</tr>
<tr>
<td>Unprivileged instructions</td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Privileged instructions</td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Access to Basecase Auxiliary Registers</td>
<td>Only LP_START, LP_END, PC32 and STATUS32[ZNCV]</td>
<td>●</td>
</tr>
<tr>
<td>Build Configuration Registers</td>
<td></td>
<td>•</td>
</tr>
<tr>
<td>Timer access</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRAP_S n, TRAP0</td>
<td>●</td>
<td></td>
</tr>
<tr>
<td>Interrupt Enable, level selection</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Extension instructions and state</td>
<td>permissions in XPU</td>
<td>●</td>
</tr>
</tbody>
</table>

### Privileged Instructions

All ARC 700 instructions are unprivileged unless specifically defined as privileged. Privileged instructions are:

- **SLEEP**
- **RTIE**
- **JF [ILINKn]**

These instructions are privileged when STATUS32[UB]=0:

- **BRK**
- **BRK_S**

### Privileged Registers

Access to the majority of general-purpose registers is not affected by the ARC 700 operating mode. Switching between user and kernel modes does not effect the contents of general-purpose registers. No accesses are permitted to the **ILINK1** or **ILINK2** registers from user mode. Illegal accesses from user mode to **ILINK1** or **ILINK2** will cause a Instruction Error exception and the cause will be indicated in the exception cause register (ECR).

Moves to and from auxiliary registers are permitted in both user and kernel mode on the ARC 700 processor. However, in user mode, only a limited set of auxiliary registers may be accessed without causing a protection-violation exception.

Auxiliary registers accessible in user mode include:

- **PC**
- **STATUS32** - ZNCV flags
Interrupts and Exceptions

- LP_START
- LP_END
- Extension Auxiliary Registers - where permitted by extension enables

The remaining auxiliary registers are only accessible in kernel mode.

Switching Between Operating Modes

The ARC 700 processor is set into kernel mode during these transitions:

- TRAP_S, TRAP0
- Interrupt
- Exception
- Reset or Machine check exception
- Write to STATUS32 from debug port when machine is halted

Switching from kernel mode to user mode takes place under the following conditions:

- Return from exception - when machine status register indicates that the last exception was taken from user mode
- Return from interrupt - when machine status register indicates that the highest priority active interrupt was taken from user mode

ARC 700 exception and interrupt handlers may choose to adjust the values in their return address (ERET, ILINK1, ILINK2) and status link registers (ERSTATUS, STATUS32_L1, STATUS32_L2) in order to simultaneously jump to a kernel-mode or user-mode task whilst clearing the relevant interrupt-active or exception-active bits in the status register.

The FLAG instruction cannot be used to change the user or kernel mode state of the ARC 700 processor.

Interrupts

The ARCompact based processor features two level of interrupt:

- level 2 (mid priority) interrupts which are maskable.
- level 1 (low priority) interrupts which are maskable

For the ARC 700 processor, interrupts can be serviced whilst the processor is executing in user mode or kernel mode, and a high-level interrupt can be serviced whilst a low-level interrupt handler is being executed. Although exceptions can be taken in interrupt service routines, interrupts are disabled on entry to exception handling routines.

The interrupt unit is provided with a specific configuration and is programmable.

Interrupt Unit Programming

The interrupt unit allows programming of certain parameters.

Before programming the interrupt unit, all interrupts should be disabled and then all pending interrupts should be dealt with.
For the ARC 700 processor, the AUX_IRQ_PENDING register can be used to ensure that there are no further pending interrupts.

Once the interrupt unit has been programmed accordingly the desired interrupts can be enabled.

**Interrupt Unit Configuration**

The specific configuration of the interrupt unit can be determined by reading the interrupt vector base configuration register, VECBASE_AC_BUILD.

The sensitivity level of each interrupt is dependent on the specific configuration.

The ARC 700 AUX_ITRIGGER register allows the level or pulse sensitivity to be programmed.

**Interrupt Priority**

Exceptions, like Reset and Instruction Error, have a higher priority than interrupts, the level 2 interrupt set has middle priority and level 1 the lowest priority.

In addition there is a relative priority in the set of interrupts associated with each level. The interrupt vector table indicates a higher priority with a lower "relative priority" value. For example, a relative priority of M1 has the highest priority within the (mid) priority level 2 set.

For the ARCTangent-A5 processor, for example IRQ7 has the highest priority in the level 2 set and IRQ6 has the lowest priority in the level 2 set.

In general with the ARCTangent-A5 and ARC 600 processors, the higher the interrupt number (IRQn) the higher the priority within the interrupt level set. Note, however, that IRQ7 always has the highest relative priority within its level set in order to ensure backward compatibility to previous ARC processors.

For the ARC 700 processor, the higher the interrupt number the lower the priority.

Programming the AUX_IRQ_LEV auxiliary register can change the level priority of each maskable interrupt.

---

**NOTE** The implemented system may have extensions or customizations in this area, please see associated documentation.

---

**ILINK and Status Save Registers**

When an interrupt occurs, the appropriate link register (ILINK1 or ILINK2) is loaded with the value of next PC, the associated status save register (STATUS32_L1 or STATUS32_L2) is also updated with the status register (STATUS32); the PC is then loaded with the relevant address for servicing the interrupt.

Link register ILINK2 and status save register STATUS32_L2 are associated with the level 2 set of interrupts and the two exceptions: Memory Error and Instruction Error. ILINK1 and status save register STATUS32_L1 are associated with the level 1 set of interrupts.

**Interrupt Vectors**

The ARCompact based processor does not implement interrupt vectors as such, but rather a table of jumps. When an interrupt occurs the ARCompact based processor jumps to fixed addresses in memory, which contain a jump instruction to the interrupt handling code. The start of these interrupt vectors is dependent on the particular ARCompact based system and is often a set of contiguous jump vectors.
The **INT_VECTOR_BASE** register can be read at any time to determine the start of the interrupt vectors, and can be used to change the base of the interrupt vectors during program execution, see section **Interrupt Vector Base Register** on page **53**.

It is possible to execute the code for servicing the last interrupt in the interrupt vector table without using the jump mechanism. An example set of vectors showing the last interrupt vector is shown in the following code.

**Example 12 Exception Vector Code**

```assembly
;Start of exception vectors
reset:  JAL res_service  ;vector 0
mem_ex: JAL mem_service  ;vector 1
ins_err: JAL instr_service  ;vector 2
ivect3: JAL iservice3  ;vector 3, ilink1
ivect4: JAL iservice4  ;vector 4, ilink1
ivect5: JAL iservice5  ;vector 5, ilink1
ivect6: JAL iservice6  ;vector 6, ilink2
ivect7: JAL iservice7  ;vector 7, ilink2

;start of interrupt service code for ivect7
```

In the ARC 700 interrupt system, there are thirty-two default interrupts/exceptions associated with vectors 0 to 31, and each has its own vector position.

In the ARCtangent-A5 and ARC 600 configurable interrupt system, there are sixteen default interrupts/exceptions associated with vectors 0 to 15, each having its own vector position. A further 16 extension interrupts may also be provided.

The vector offsets are shown in the following table. Two long-words are reserved for each interrupt line to allow room for a jump instruction with a long immediate address.

**Table 22 ARC 700 Interrupt Vector Summary**

<table>
<thead>
<tr>
<th>Vector</th>
<th>Name</th>
<th>Link register</th>
<th>Priority (Default)</th>
<th>Relative Priority</th>
<th>Byte Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reset</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0x00</td>
</tr>
<tr>
<td>1</td>
<td>Memory Error</td>
<td>ILINK2</td>
<td>level 2 : mid</td>
<td>M1</td>
<td>0x08</td>
</tr>
<tr>
<td>2</td>
<td>Instruction Error</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0x10</td>
</tr>
<tr>
<td>3</td>
<td>IRQ3 (Timer 0)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L1</td>
<td>0x18</td>
</tr>
<tr>
<td>4</td>
<td>IRQ4 (Timer 1)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L2</td>
<td>0x20</td>
</tr>
<tr>
<td>5</td>
<td>IRQ5 (UART)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L3</td>
<td>0x28</td>
</tr>
<tr>
<td>6</td>
<td>IRQ6 (EMAC)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L4</td>
<td>0x30</td>
</tr>
<tr>
<td>7</td>
<td>IRQ7 (XY Memory)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L5</td>
<td>0x38</td>
</tr>
<tr>
<td>8</td>
<td>IRQ8</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L6</td>
<td>0x40</td>
</tr>
<tr>
<td>9</td>
<td>IRQ9</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L7</td>
<td>0x48</td>
</tr>
<tr>
<td>10</td>
<td>IRQ10</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L8</td>
<td>0x50</td>
</tr>
<tr>
<td>11</td>
<td>IRQ11</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L9</td>
<td>0x58</td>
</tr>
<tr>
<td>12</td>
<td>IRQ12</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L10</td>
<td>0x60</td>
</tr>
<tr>
<td>13</td>
<td>IRQ13</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L11</td>
<td>0x68</td>
</tr>
<tr>
<td>14</td>
<td>IRQ14</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L12</td>
<td>0x70</td>
</tr>
<tr>
<td>15</td>
<td>IRQ15</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L13</td>
<td>0x78</td>
</tr>
<tr>
<td>16</td>
<td>IRQ16</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L14</td>
<td>0x80</td>
</tr>
<tr>
<td>17</td>
<td>IRQ17</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L15</td>
<td>0x88</td>
</tr>
<tr>
<td>Vector</td>
<td>Name</td>
<td>Link register</td>
<td>Priority (Default)</td>
<td>Relative Priority</td>
<td>Byte Offset</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>---------------</td>
<td>-------------------</td>
<td>------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>18</td>
<td>IRQ18</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L16</td>
<td>0x90</td>
</tr>
<tr>
<td>19</td>
<td>IRQ19</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L17</td>
<td>0x98</td>
</tr>
<tr>
<td>20</td>
<td>IRQ20</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L18</td>
<td>0xA0</td>
</tr>
<tr>
<td>21</td>
<td>IRQ21</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L19</td>
<td>0xA8</td>
</tr>
<tr>
<td>22</td>
<td>IRQ22</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L20</td>
<td>0xB0</td>
</tr>
<tr>
<td>23</td>
<td>IRQ23</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L21</td>
<td>0xB8</td>
</tr>
<tr>
<td>24</td>
<td>IRQ24</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L22</td>
<td>0xC0</td>
</tr>
<tr>
<td>25</td>
<td>IRQ25</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L23</td>
<td>0xC8</td>
</tr>
<tr>
<td>26</td>
<td>IRQ26</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L24</td>
<td>0xD0</td>
</tr>
<tr>
<td>27</td>
<td>IRQ27</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L25</td>
<td>0xD8</td>
</tr>
<tr>
<td>28</td>
<td>IRQ28</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L26</td>
<td>0xE0</td>
</tr>
<tr>
<td>29</td>
<td>IRQ29</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L27</td>
<td>0xE8</td>
</tr>
<tr>
<td>30</td>
<td>IRQ30</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L28</td>
<td>0xF0</td>
</tr>
<tr>
<td>31</td>
<td>IRQ31</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L29</td>
<td>0xF8</td>
</tr>
</tbody>
</table>

Table 23 ARCtangent-A5 and ARC 600 Interrupt Vector Summary

<table>
<thead>
<tr>
<th>Vector</th>
<th>Name</th>
<th>Link register</th>
<th>Priority (Default)</th>
<th>Relative Priority</th>
<th>Byte Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reset</td>
<td>-</td>
<td>high</td>
<td>H1</td>
<td>0x00</td>
</tr>
<tr>
<td>1</td>
<td>Memory Error</td>
<td>ILINK2</td>
<td>high</td>
<td>H2</td>
<td>0x08</td>
</tr>
<tr>
<td>2</td>
<td>Instruction Error</td>
<td>ILINK2</td>
<td>high</td>
<td>H3</td>
<td>0x10</td>
</tr>
<tr>
<td>3</td>
<td>IRQ3 (Timer 0)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L27</td>
<td>0x18</td>
</tr>
<tr>
<td>4</td>
<td>IRQ4 (XY Memory)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L26</td>
<td>0x20</td>
</tr>
<tr>
<td>5</td>
<td>IRQ5 (UART)</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L25</td>
<td>0x28</td>
</tr>
<tr>
<td>6</td>
<td>IRQ6 (EMAC)</td>
<td>ILINK2</td>
<td>level 2 : mid</td>
<td>M2</td>
<td>0x30</td>
</tr>
<tr>
<td>7</td>
<td>IRQ7 (Timer 1)</td>
<td>ILINK2</td>
<td>level 2 : mid</td>
<td>M1</td>
<td>0x38</td>
</tr>
<tr>
<td>8</td>
<td>IRQ8</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L24</td>
<td>0x40</td>
</tr>
<tr>
<td>9</td>
<td>IRQ9</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L23</td>
<td>0x48</td>
</tr>
<tr>
<td>10</td>
<td>IRQ10</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L22</td>
<td>0x50</td>
</tr>
<tr>
<td>11</td>
<td>IRQ11</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L21</td>
<td>0x58</td>
</tr>
<tr>
<td>12</td>
<td>IRQ12</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L20</td>
<td>0x60</td>
</tr>
<tr>
<td>13</td>
<td>IRQ13</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L19</td>
<td>0x68</td>
</tr>
<tr>
<td>14</td>
<td>IRQ14</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L18</td>
<td>0x70</td>
</tr>
<tr>
<td>15</td>
<td>IRQ15</td>
<td>ILINK1</td>
<td>level 1 : low</td>
<td>L17</td>
<td>0x78</td>
</tr>
</tbody>
</table>

When the extension interrupts are enabled, a further 16 interrupt lines are provided along with their associated vector addresses. By default all extension interrupts belong to the level 1 interrupt set, and IRQ31 has the highest priority within the level 1 interrupt set. Note, however, that IRQ7 always has the highest relative priority within its level set.

The interrupt vector addresses are added contiguously to the default set of interrupt vectors provided by the configurable interrupt system.

The extension interrupts and their vectors are shown in the following table.
Interrupts and Exceptions

Table 24 ARtangent-A5 and ARC 600 Extension Interrupt Vector Summary

<table>
<thead>
<tr>
<th>Vector</th>
<th>Name</th>
<th>Link register</th>
<th>Priority (Default)</th>
<th>Relative Priority</th>
<th>Byte Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>IRQ16</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L16</td>
<td>0x80</td>
</tr>
<tr>
<td>17</td>
<td>IRQ17</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L15</td>
<td>0x88</td>
</tr>
<tr>
<td>18</td>
<td>IRQ18</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L14</td>
<td>0x90</td>
</tr>
<tr>
<td>19</td>
<td>IRQ19</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L13</td>
<td>0x98</td>
</tr>
<tr>
<td>20</td>
<td>IRQ20</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L12</td>
<td>0xA0</td>
</tr>
<tr>
<td>21</td>
<td>IRQ21</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L11</td>
<td>0xA8</td>
</tr>
<tr>
<td>22</td>
<td>IRQ22</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L10</td>
<td>0xB0</td>
</tr>
<tr>
<td>23</td>
<td>IRQ23</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L9</td>
<td>0xB8</td>
</tr>
<tr>
<td>24</td>
<td>IRQ24</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L8</td>
<td>0xC0</td>
</tr>
<tr>
<td>25</td>
<td>IRQ25</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L7</td>
<td>0xC8</td>
</tr>
<tr>
<td>26</td>
<td>IRQ26</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L6</td>
<td>0xD0</td>
</tr>
<tr>
<td>27</td>
<td>IRQ27</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L5</td>
<td>0xD8</td>
</tr>
<tr>
<td>28</td>
<td>IRQ28</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L4</td>
<td>0xE0</td>
</tr>
<tr>
<td>29</td>
<td>IRQ29</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L3</td>
<td>0xE8</td>
</tr>
<tr>
<td>30</td>
<td>IRQ30</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L2</td>
<td>0xF0</td>
</tr>
<tr>
<td>31</td>
<td>IRQ31</td>
<td>ILINK1</td>
<td>level 1: low</td>
<td>L1</td>
<td>0xF8</td>
</tr>
</tbody>
</table>

Level 1 and Level 2 Interrupt Enables

The level 1 set and level 2 set of interrupts are maskable. The interrupt enable bits E2 and E1 in the status register (see Figure 45 on page 51) are used to enable level 2 set and level 1 set of interrupts respectively. Interrupts are enabled or disabled with the FLAG instruction.

Example 13 Enabling Interrupts with the FLAG instruction

```assembly
.equ EI,6 ; constant to enable both interrupts
.equ EI1,2 ; constant to enable level 1 interrupt only
.equ EI2,4 ; constant to enable level 2 interrupt only
.equ DI,0 ; constant to disable both interrupts
FLAG EI ; enable interrupts and clear other flags
FLAG DI ; disable interrupts and clear other flags
```

Individual Interrupt Enables

The ARC 700 processor uses the AUX_IENABLE register to enable individual masking of each incoming interrupt. Writing a value of 1 in the interrupts bit position enables that particular interrupt. To disable all interrupts, by turning off the interrupt unit, use the FLAG instruction to reset the Level 1 and Level 2 Interrupt Enables.

Priority Level Programming

The configurable interrupt system provides the ability to change the priority set to which an interrupt belongs. The priority level programming register (AUX_IRQ_LEV) contains the set of interrupts and their priority set. Each interrupt has a corresponding bit position.

After Reset the ARtangent-A5 processor and ARC 600 processor set all interrupts to their default priority state as shown in the interrupt vector tables, Table 23 and Table 24.
After **Reset** the ARC 700 processor sets all interrupts to their default priority state as shown in the interrupt vector table, **Table 22**.

**Interrupt Level Status**

After an interrupt has occurred, the level of an interrupt is indicated by the interrupt level status register (**AUX_IRQ_LV12**) auxiliary register. Two sticky bits are provided to indicate if a level 1 or level 2 interrupt has been taken. The interrupt level status register can be used to indicate nested interrupts, i.e. a mid priority level 2 interrupt has interrupted a low priority level 1 interrupt. The sticky bits will stay set until reset by software.

The interrupt level status register is complementary to the A1 and A2 bits of the **STATUS32** register.

**Interrupt Cause Registers**

Two bits (A1 and A2) are provided in the **STATUS32** register to indicate which interrupt levels are currently being serviced. These are set on entry to the interrupt and overwritten by the values copied from **STATUS32_L1** or **STATUS32_L2** on exit.

When one of these bits in the **STATUS32** register is true, the associated interrupt cause register (**ICAUSE1** or **ICAUSE2**) will contain the number of the interrupt being handled. Note that a **Memory Error** interrupt will cause **ICAUSE2** to be set to 0x1.

The interrupt cause registers, **ICAUSE1** and **ICAUSE2**, are not affected when returning from an interrupt.

**Pending Interrupts**

The read-only Interrupt Pending register, **AUX_IRQ_PENDING**, is provided to allow the operating system to determine which interrupts are currently asserted and awaiting service.

**Software Triggered Interrupt**

In addition to the **SWI/TRAP0** instruction, the interrupt system allows software to generate a specific interrupt by writing to the software interrupt trigger register (**AUX_IRQ_HINT**). Level 1 and level 2 interrupts (IRQ3 to IRQ31) can be generated through the **AUX_IRQ_HINT** register. The **AUX_IRQ_HINT** register can be written through ARCompact based code or from the host.

The software triggered interrupt mechanism can be used even if there are no associated interrupts connected to the ARCompact based processor.

**Returning from Interrupts**

When the interrupt routine is entered, the interrupt enable flags are cleared for the current level and any lower priority level interrupts. Hence, when a level 2 interrupt occurs, both the interrupt enable bits in the status register are cleared at the same time as the PC is loaded with the address of the appropriate interrupt routine.

Returning from an interrupt is accomplished by jumping to the contents of the appropriate link register, using the **JAL.F [ILINKn]** instruction. With the flag bit enabled on the jump instruction, the status register is also loaded from the associate **STATUS32_Ln** register, thus returning the flags to their state at point of interrupt, including of course the interrupt enable bits E1 and E2, one or both of which will have been cleared on entry to the interrupt routine.

The **RTIE** instruction can also be used to return from an interrupt. **RTIE** allows an interrupt handler to use a single instruction for interrupt exit, without needing to know which interrupt level caused entry...
Interrupts and Exceptions

Interrupts

to the routine. The values contained in the STATUS32[A1/A2] flags are used to determine which link
register pair to use for exit.

There are 2 link registers ILINK1 (r29) and ILINK2 (r30) for use with the maskable interrupts,
memory exception and Instruction Error. These link registers correspond to levels 1 and 2 and the
interrupt enable bits E1 and E2 for the maskable interrupts.

If the branch target register, BTA, is available, it will be returned to the value stored in the BTA_L1
or BTA_L2 registers.

The interrupt cause registers, ICAUSE1 and ICAUSE2, are not affected when returning from an
interrupt.

For example, if there was no interrupt service routine for interrupt number 5, the arrangement of the
vector table would be as shown below.

**Example 14 No Interrupt Routine for ivect5**

<table>
<thead>
<tr>
<th>ivect4:</th>
<th>JAL iservice4 ;vector 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>ivect5:</td>
<td>JAL.F [ILINK1] ;vector 5 (jump to ilink1)</td>
</tr>
<tr>
<td></td>
<td>NOP; instruction padding</td>
</tr>
<tr>
<td>ivect6:</td>
<td>JAL iservice6 ;vector 6</td>
</tr>
</tbody>
</table>

**Interrupt Timing**

Interrupts are held off when a compound instruction has a dependency on the following instruction or
is waiting for immediate data from memory. This occurs during a branch, jump or simply when an
instruction uses long immediate data. The time taken to service an interrupt is basically a jump to the
appropriate vector and then a jump to the routine pointed to by that vector. The timings of interrupts
according to the type of instruction in the pipeline is given later in this documentation.

Interrupts are also held off when a predicted branch is in the pipeline, or when a flag instruction is
being processed.

The time it takes to service an interrupt will also depend on the following:

- Whether a jump instruction is contained in the interrupt vector table
- Allowing stage 1 to stage 2 dependencies to complete
- Returning loads using write-back stage
- An I- Cache miss causing the I-Cache to reload in order to service the interrupt
- The number of register push items onto a software stack at the start of the interrupt service
  routine
- Whether an interrupt of the same or higher level is already being serviced
- An interruption by higher level interrupt
- Whether a predicted branch is being processed (ARC 600)

**Interrupt Flow**

The following diagram illustrates the process involved when and interrupt or exception occurs during
program execution. The priority for each level of interrupt is shown, but the interrupt priority within
each level set is system dependent.
Interrupts and Exceptions

The start of the interrupt vectors is dependent on the particular ARCompact based system. On Reset the start of the interrupt vectors is set by the interrupt vector base configuration register, `VECBASE_AC_BUILD`. This value is also loaded into the interrupt vector base address register, `INT_VECTOR_BASE` on Reset.

During program execution the start of interrupt vectors can be determined and modified through the interrupt vector base address register, `INT_VECTOR_BASE`, see Figure 49 on page 54.

Interrupt Sensitivity Level Configuration

The configurable interrupt system can be either pulse sensitive or level sensitive.

An interrupting device that is set to pulse sensitive interrupt, only has to assert the interrupt line once and then de-assert the interrupt line. The fact that a pulse sensitive interrupt has occurred is held until the associated interrupt vector is called. No action is required by the ISR to clear the interrupt.

An interrupting device that is set to level sensitive interrupt must assert and hold the interrupt line until instructed to de-assert the interrupt line by the appropriate interrupt service routine.

The interrupts (IRQ3 to IRQ31) are level sensitive by default, but can be changed to pulse sensitivity depending on the configuration of the interrupt system and configuration of the ARCompact based system.

Figure 83 Interrupt Vector Base Address Configuration

Figure 83 Interrupt Execution

Interrupt Vector Base Address Configuration

The start of the interrupt vectors is dependent on the particular ARCompact based system. On Reset the start of the interrupt vectors is set by the interrupt vector base configuration register, `VECBASE_AC_BUILD`. This value is also loaded into the interrupt vector base address register, `INT_VECTOR_BASE` on Reset.

During program execution the start of interrupt vectors can be determined and modified through the interrupt vector base address register, `INT_VECTOR_BASE`, see Figure 49 on page 54.

Interrupt Sensitivity Level Configuration

The configurable interrupt system can be either pulse sensitive or level sensitive.

An interrupting device that is set to pulse sensitive interrupt, only has to assert the interrupt line once and then de-assert the interrupt line. The fact that a pulse sensitive interrupt has occurred is held until the associated interrupt vector is called. No action is required by the ISR to clear the interrupt.

An interrupting device that is set to level sensitive interrupt must assert and hold the interrupt line until instructed to de-assert the interrupt line by the appropriate interrupt service routine.

The interrupts (IRQ3 to IRQ31) are level sensitive by default, but can be changed to pulse sensitivity depending on the configuration of the interrupt system and configuration of the ARCompact based system.
Interrupt Sensitivity Level Programming
The ARC 700 processor uses the AUX_ITRIGGER register to allow an operating system to select whether each interrupt will be level or pulse sensitive.

Canceling Pulse Triggered Interrupts
A write-only 32-bit register, AUX_IRQ_PULSE_CANCEL, is provided to allow the operating system to clear a pulse-triggered interrupt after it has been received, and before it is serviced. Writing '1' to the relevant bit will clear the interrupt if it is set to pulse-sensitivity. If the interrupt is of type level sensitivity, then writing to its relevant bit position will have no effect.

Exceptions
The processor is designed to allow exceptions to be taken and handled from user mode or kernel mode and from interrupt service routines. An exception taken in an exception handler is a double fault condition – and causes a fatal Machine Check exception.

All interrupts and exceptions cause an immediate switch into kernel mode. The Memory Management Unit (if present) is not disabled on entry to an interrupt or exception handler, and the process-ID (ASID) register is not altered. Both levels of interrupt are disabled on entry to an exception handler.

Exception Precision
In the ARCompact based processor precise exceptions are said to be synchronous interrupts associated with specific instructions. Imprecise exceptions are asynchronous events that may or may not be associated with a specific instruction.

In the ARCtangent-A5 and ARC 600 processor the exception scheme is imprecise. The Instruction Error and Memory Error exceptions are non recoverable, in that the instruction that caused the error cannot be returned to.

The ARC 700 processor uses a precise exception scheme. Instructions are restartable, they can be abandoned before completion and restarted later. On receipt of an exception an operating system can therefore choose to either:

- Kill the process
- Send a signal to the process
- Intervene to remove the cause of the exception, and restart operation with the instruction that caused the exception

A memory error exception may not be recoverable depending on the machine state that caused the memory error. For example:

- An instruction cache load that causes a bus error, and hence a Machine Check, Instruction Fetch Memory Error, is said to be precise since the address of the instruction is known at the time of the memory error.
- A data cache load that causes a bus error, and hence a Memory Error, is said to be imprecise, since the instruction is not known at the time of the Memory Error.
Exception Vectors and Exception Cause Register

Any exception that occurs has the following associated information

- **Vector Name**
- **Vector Number**
- **Vector Offset**
- **Cause Code**
- **Parameter**

**Vector Name**
The vector name directly corresponds to the vector number.

**Vector Numbers**
An eight-bit number, directly corresponding to the vector number and vector name being used.

**Vector Offset**
The Vector Offset is used to determine the position of the appropriate interrupt or exception service routine for a given interrupt or exception. The vector offset is calculated as 8 times the vector number, and is offset from interrupt/exception vector base address.

The vector offsets are summarized in the following table.

**Table 25 Exception vectors**

<table>
<thead>
<tr>
<th>Name</th>
<th>Vector offset</th>
<th>Vector Number</th>
<th>Exception Types</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>0x000</td>
<td>0x00</td>
<td>Exception</td>
</tr>
<tr>
<td>Memory Error</td>
<td>0x008</td>
<td>0x01</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Instruction Error</td>
<td>0x010</td>
<td>0x02</td>
<td>Exception</td>
</tr>
<tr>
<td>Interrupts</td>
<td>0x018 - 0x078</td>
<td>-</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Interrupts</td>
<td>0x080 - 0x0F8</td>
<td>-</td>
<td>Interrupt</td>
</tr>
<tr>
<td>EV_MachineCheck</td>
<td>0x100</td>
<td>0x20</td>
<td>Exception</td>
</tr>
<tr>
<td>EV_TLBMissI</td>
<td>0x108</td>
<td>0x21</td>
<td>Exception</td>
</tr>
<tr>
<td>EV_TLBMissD</td>
<td>0x110</td>
<td>0x22</td>
<td>Exception</td>
</tr>
<tr>
<td>EV_TLBProtV</td>
<td>0x118</td>
<td>0x23</td>
<td>Exception</td>
</tr>
<tr>
<td>EV_PrivilegeV</td>
<td>0x120</td>
<td>0x24</td>
<td>Exception</td>
</tr>
<tr>
<td>EV_Traps</td>
<td>0x128</td>
<td>0x25</td>
<td>Exception</td>
</tr>
<tr>
<td>EV_Extension</td>
<td>0x130</td>
<td>0x26</td>
<td>Exception</td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td>0x138 - 0x1F8</td>
<td>0x27 - 0xFF</td>
<td>Exception</td>
</tr>
</tbody>
</table>

*Table 26 on page 87 shows further details of the exception priorities and exception cause parameters.*

**Cause Codes**
Since multiple exceptions share each vector, this eight bit number is used to identify the exact cause of an exception.

**Parameters**
This eight bit number is used to pass additional information about an exception that cannot be contained in the previous fields.
For the TRAP exception, this field contains the zero-extended six-bit immediate value from the TRAP instruction.

For the Privilege Violation, Disabled Extension exception, this field contains the zero-extended five-bit number of the disabled extension group that was accessed.

When an actionpoint is hit, the parameter contains the number of the actionpoint that triggered the exception.

The parameter can also be used for extension instruction purposes.

**Exception Cause Register**

The Exception Cause register (ECR) is provided to allow an exception handler access to information about the source of the exception condition. The value in the Exception Cause register is made up from the Vector Number, Cause Code and Parameter, as shown in Figure 61 on page 58.

For example, the TRAP exception has the following values:

Vector Name: EV_Trap
Vector Number: 0x25
Vector Offset: 0x128
Cause Code: 0x00
Parameter: \( nn \)

This would mean that the cause code register value for TRAP is \( 0x002500nn \)

**Exception Types and Priorities**

Multiple exceptions can be associated with a single instruction. In the ARC 700 processor, only one exception can be handled at a time. Remaining exceptions will present themselves when the instruction is restarted after the first exception handler has completed. This process will continue until no further exceptions remain.

Interrupts and exceptions will be evaluated with the following priority:

1. Reset
2. Machine Check, Fatal Cache / TLB error
3. Machine Check, Memory Error – Memory error on D$ flush or Kernel data access
4. Privilege Violation, Instruction fetch Actionpoint hit
5. Machine Check, Double Fault – exception detected when STATUS32[AE]=1
6. Machine Check, Instruction Fetch Memory Error
7. Instruction Fetch TLB miss
8. Instruction Fetch TLB Protection violation
9. Instruction Error - Illegal instruction exception
10. Privilege Violation, Instruction or Register access
11. Privilege Violation, Disabled Extension Group
12. Extension Instruction Exception - requested by extension instruction
13. Protection Violation, LD/ST misalignment
14. Data access TLB miss
15. Data access TLB Protection violation
16. TRAP_S or TRAP0 instructions
17. Memory Error - external bus error
18. Level 2 Interrupt
19. Level 1 Interrupt
20. Core register, Aux register or Memory-access Actionpoint hit

Table 26 on page 87 shows further details of the exception priorities and exception cause parameters.

Reset

A Reset is an external reset signal that causes the ARCompact based processor to perform a hard Reset. Upon Reset, various internal states of the ARCompact based processor are pre-set to their initial values: the pipeline is flushed; interrupts are disabled; status register flags are cleared; the semaphore register is cleared; loop count, loop start and loop end registers are cleared; the scoreboard unit is cleared; pending load flag is cleared; and program execution resumes at the interrupt vector base address (offset 0x00) which is the basecase ARCompact based Reset vector position. The core registers are not initialized except loop count (which is cleared). A jump to the Reset vector, a soft Reset, will not pre-set any of the internal states of the ARCompact based processor.

The Reset value of vector base register determines Reset vector address

NOTE The implemented system may have extensions or customizations in this area, please see associated documentation.

Machine Check, Overlapping TLB Entries
Multiple matches for an address lookup in the TLB.

Machine Check, Fatal TLB Error
Any fatal error in the TLB or its memories (such as a parity or ECC error).

Machine Check, Fatal Cache Error
Any fatal error in the cache controllers or their memories (such as a parity or ECC error).

Machine Check, Kernel Data Memory Error
A memory error was received as a result of a kernel-mode data transaction (LD /ST/PUSH_S /POP_S /EX)

Machine Check, Data Cache Flush Memory Error
A memory error was received as a result of a data cache flush.

Privilege Violation, Actionpoint Hit Instruction Fetch
Actionpoint hit, triggered by instruction fetch. The parameter field (nn) gives the number of the actionpoint that triggered the exception.

Machine Check, Double Fault
Exception detected with exception handler outstanding, as indicated by STATUS32[AE] bit set.

Machine Check, Instruction Fetch Memory Error
A memory error was triggered by an instruction fetch. (memory errors triggered by incorrectly speculated accesses are ignored).
Interrupts and Exceptions

**Instruction Fetch TLB Miss**
An instruction fetch caused a TLB miss.

**Instruction Fetch Protection Violation**
An instruction fetch was fetched without the execute permission set.

**Instruction Error**
If an invalid instruction is fetched that the ARCompact based processor cannot execute, then an Instruction Error is caused.

In the ARCTangent-A5 and ARC 600 processor, this exception is non-recoverable in that the instruction that caused the error cannot be returned to. The mechanism checks all major opcodes and sub-opcodes to determine whether the instruction is valid. This exception uses the level 2 interrupt mechanism and the return information is contained in the \texttt{ILINK2} and \texttt{STATUS32_L2} registers.

The software interrupt instruction (\texttt{SWI}) will also generate an instruction error exception when executed.

Full decodes of all instructions are performed in the ARC 700 processor. Use of unimplemented instructions, condition codes, core registers, auxiliary registers or encodings will trigger the Instruction Error exception.

In the ARC 700 processor this exception uses the exception mechanism and the return information is contained in the \texttt{ERET}, \texttt{ERSTATUS} and \texttt{ERBTA} registers.

**Illegal Instruction Sequence**
Triggered when an instruction sequence has been attempted that is not permitted.

The Illegal Instruction Sequence type will occur when any jump or branch instruction straddles the loop end position such that:

- the jump or branch instruction is in the last instruction position of the loop and
- the executed delay slot is outside the the loop

The Illegal Instruction Sequence type also occurs when any of the following instructions are attempted in an executed delay slot of a jump or branch:

- Another jump or branch instruction (\texttt{Bcc, BLcc, Jcc, JLcc})
- Conditional loop instruction (\texttt{LPcc})
- Return from interrupt (\texttt{RTIE})
- Any instruction with long-immediate data as a source operand

**Privilege Violation, Kernel Only Access**
Kernel-only instruction, core register or auxiliary register has been accessed from user mode.

**Privilege Violation, Disabled Extension**
Disabled instruction or register has been accessed. The parameter field (nn) gives the group number (0-31) of the disabled extension.

**Extension Instruction Exception**
Triggered by an extension instruction if it requires that an exception be taken (e.g. floating point extensions would need to generate many different types of exception). The following are supplied by the extension instruction:
mm = subcode
nn = parameter

**Protection Violation, Misaligned Data Access**
A misaligned data access causes a TLB protection violation.

**Data TLB Miss**
Data TLB miss caused by \texttt{LD, ST, PUSH\_S, POP\_S} or \texttt{EX} instruction.

**Data TLB Protection Violation**
Data TLB protection violation caused by \texttt{LD, ST, PUSH\_S, POP\_S} or \texttt{EX} instruction. Caused when the attempted access does not match the permission bits for the page.

**Trap**
nn = parameter supplied by \texttt{TRAP\_S} instruction. \texttt{TRAP0} supplies nn=00

Note that the instruction always commits, and the return address is the next instruction after the TRAP. This is unlike all other exceptions where the faulting instruction is aborted, and the return address is that of the faulting instruction.

**Memory Error**
A Memory Error exception is a condition that is detected externally to the CPU. Generally the memory subsystem would detect and raise an error. The types of memory errors typically range from non-existent memory regions to parity/EEC errors.

A memory error condition that is flagged by the external memory system has different effects depending on the context.

A level 2 interrupt is generated if a User mode process triggers a Memory Error condition on the processor bus. This memory error condition is maskable through use of the \texttt{STATUS32[E2]} flag.

An exception is generated if either an instruction fetch access or Kernel mode data access triggers a Memory Error condition on the processor bus.

As precise exception handling is not supported, Memory Errors are handled as non-maskable interrupts. The return address stored for a memory error is not guaranteed to be the address of the faulting instruction. It is the address of the next instruction to be executed in program sequence at the point when the memory error, non-maskable interrupt was received.

Successful recovery from a memory error is not always possible. The non-maskable interrupts use the same interrupt return registers as the highest level of maskable interrupts (Level 2). This means a memory error could be detected whilst the machine is handling a Level 2 interrupt. In this circumstance, the return address information for the interrupt handler would be overwritten by data from the non-maskable interrupt.

**NOTE**
The memory error interrupt is not precise, so an error could be triggered by an instruction outside of a Level 2 Interrupt Service Routine (ISR), but be detected after such an ISR was underway.

Systems using Level 2 interrupts cannot guarantee recovery from a memory error non-maskable interrupt.

**NOTE**
The implemented system may have extensions or customizations in this area, please see associated documentation.

**Level 2 Interrupt**
Only when \texttt{STATUS32[E2]}=1.
Note that Interrupts do not set the exception cause register. Receipt of this interrupt sets the \texttt{ICAUSE2} register to the number of the last taken interrupt.

**Level 1 Interrupt**

Only when \texttt{STATUS32[E1]}=1.

Note that Interrupts do not set the exception cause register. Receipt of this interrupt sets the \texttt{ICAUSE1} register to the number of the last taken interrupt.

**Privilege Violation, Actionpoint Hit Memory or Register**

Triggered by Memory access, Core or Auxiliary register access. The parameter field (nn) gives the number of the actionpoint that triggered the exception.

<table>
<thead>
<tr>
<th>Table 26 Exception Priorities and Vectors</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Exception</strong></td>
</tr>
<tr>
<td>----------------</td>
</tr>
<tr>
<td>Reset</td>
</tr>
<tr>
<td>Overlapping TLB Entries</td>
</tr>
<tr>
<td>Fatal TLB Error</td>
</tr>
<tr>
<td>Fatal Cache Error</td>
</tr>
<tr>
<td>Kernel Data Memory Error</td>
</tr>
<tr>
<td>DS Flush Memory Error</td>
</tr>
<tr>
<td>Actionpoint Hit, Instruction Fetch Double Fault</td>
</tr>
<tr>
<td>Instruction Fetch Memory Error</td>
</tr>
<tr>
<td>Instruction Fetch TLB Miss</td>
</tr>
<tr>
<td>Instruction Fetch Protection Violation</td>
</tr>
<tr>
<td>Illegal Instruction</td>
</tr>
<tr>
<td>Illegal Instruction Sequence</td>
</tr>
<tr>
<td>Privilege Violation</td>
</tr>
<tr>
<td>Disabled Extension</td>
</tr>
<tr>
<td>Extension Instruction Exception</td>
</tr>
</tbody>
</table>
### Exception Detection

Exceptions are taken in strict program order. If more than one exception can be attributed to an instruction, the highest priority exception will be taken and all others ignored. Any remaining exception conditions will be handled when the faulting instruction is re-executed.

### Interrupts and Exceptions

The processor is designed to allow exceptions to be taken and handled from user mode or kernel mode and from interrupt service routines. An exception taken in an exception handler is a double fault condition – and causes a fatal machine check exception.

All interrupts and exceptions cause an immediate switch into kernel mode. The Memory Management Unit is not disabled on entry to an interrupt or exception handler, and the process-ID (ASID) register is not altered. Both levels of interrupt are disabled on entry to an exception handler.
Exception Entry

Note that all addresses described below are the logical addresses used by the program itself.

When an exception is detected the following steps are taken:

- The faulting instruction is cancelled
  - No state changes caused by this instruction can be committed
  - All subsequent instructions that have been fetched into the pipeline are also cancelled.
  - Cache behavior is not explicitly defined by the ISA, and is implementation dependent.
  - All state changes associated with extension core registers or condition codes must also be prevented if an instruction is cancelled, in order that the instruction functions correctly when it is re-fetched.

- When a fault is detected on an instruction, the exception return address register (ERET) is loaded with the PC value used to fetch the faulting instruction.
  - If the exception is coerced using a TRAP_S or TRAP0 instruction, the exception return register (ERET) is loaded with the address of the next instruction to be fetched after the TRAP instruction. This value is the architectural PC expected after the TRAP completes – hence pending branches and loops are taken into account.

- The exception return status register (ERSTATUS) is loaded with the contents of STATUS32 used for execution of the faulting instruction.
  - Since there is a single exception detection point immediately before the commit point, then the value used to load ERSTATUS will be the last value committed to STATUS32.
  - If a delayed program-counter update is pending – due to the faulting instruction being in the delay slot of a taken branch/jump, then the delay-slot bit will be true. STATUS32[DE] = 1

- If a delayed program-counter update is pending – indicated by the STATUS32[DE] bit being true, the exception return branch target address register (ERBTA) is loaded with the pending target PC value. This mechanism is not affected by zero-overhead loops.

- The exception cause register (ECR) is loaded with a code to indicate the cause of the exception – see Table 26 on page 87.

- The exception fault address register (EFA) is loaded with the address associated with the fault. For LD/ST operations, this is the target of the operation. For all other faults, the EFA register will be loaded with the address of the faulting instruction.

- The CPU is switched into kernel mode \( \text{STATUS32}[U] = 0 \)

- Interrupts are disabled \( \text{STATUS32}[E1,E2] = 0 \)

- The exception handler underway flag is set. \( \text{STATUS32}[AE] = 1 \)

- The Program Counter will be loaded with the address of the appropriate exception vector. This is determined by the type of exception detected and the value in the interrupt/exception vector table base register.

- The DE bit in the status register is cleared. \( \text{STATUS32}[DE] = 0 \)

No other state is altered –the stack pointer and all other registers remain unchanged.
The exception handlers must be able to save and restore all processor state that they alter during exception handling.

The MMU provides a 32-bit register SCRATCH_DATA0 that can be used by an Operating System to store data.

Saving of the stack pointer means having a fixed location in the unmapped region of the address space that is used to swap the user mode stack pointer with the exception stack pointer. The use of separate exception/interrupt stacks is a feature of many operating systems. It may also be actually necessary if the memory locations used for the user mode stack for the faulting process do not have read/write privileges enabled for kernel mode.

### Exception Exit

Once the exception handler has completed its operations, it must restore the correct context for the task that is to continue execution. The `RTIE` instruction is used to return from exceptions. The `JALF [ILINKn]` instruction cannot be used.

The `RTIE` instruction determines which operating mode and interrupt state to return to by checking the A2, A1 and AE bits of STATUS32 in order to establish which copy of the status register (ERSTATUS, STATUS32_L1 or STATUS32_L2) should be used to determine the exception return mode. The U bit of the corresponding link register is used for this purpose.

#### Table 27 Exception and Interrupt Exit Modes

<table>
<thead>
<tr>
<th>U</th>
<th>AE</th>
<th>A2</th>
<th>A1</th>
<th>Current Mode</th>
<th>RTIE Response</th>
<th>Link Registers Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Kernel</td>
<td>Exception Exit</td>
<td>ERET ERSTATUS ERBTA</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>ISR Level 1</td>
<td>Interrupt Level 1 Exit</td>
<td>ILINK1 STATUS32_L1 ERBTA_L1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>ISR Level 2</td>
<td>Interrupt Level 2 Exit</td>
<td>ILINK2 STATUS32_L2 ERBTA_L2</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>ISR Level 2</td>
<td>Interrupt Level 2 Exit</td>
<td>ILINK2 STATUS32_L2 ERBTA_L2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Exception</td>
<td>Exception Exit</td>
<td>ERET ERSTATUS ERBTA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Exception</td>
<td>Exception Exit</td>
<td>ERET ERSTATUS ERBTA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Exception</td>
<td>Exception Exit</td>
<td>ERET ERSTATUS ERBTA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Exception</td>
<td>Exception Exit</td>
<td>ERET ERSTATUS ERBTA</td>
</tr>
<tr>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>User</td>
<td>Privilege Violation</td>
<td>Kernel</td>
</tr>
</tbody>
</table>

The case when U, AE, A2, and A1 are all set to 0 is used for state changes from kernel mode, for example when scheduling a user mode task.

If the AE bit is set, or AE, A1 and A2 are all zero, the exception-exit sequence is followed. If AE is zero and either A1 or A2 are set true, the interrupt-exit sequence is followed. See description of the `RTIE` instruction for further details.

The program counter is loaded with the exception return address from the `ERET` register, the contents of `ERSTATUS` are copied into `STATUS32` and the contents of `ERBTA` are copied into `BTA`.

If the delay-slot bit `STATUS32[DE]` is set as a result, an unconditional delayed branch is set up to the address contained in the branch target address register BTA.
Exceptions and Delay Slots
For the ARCompact based processor exceptions are supported for instructions in the delay slots of branches.

Example 15 Exception in a Delay Slot
```
J.D [blink] ; Branch/Jump Instruction
LD fp,[sp,24] ;
...;
MOV r0,0 ; Target of the branch/jump
```
The ARC 700 processor has features specifically for recovery from exceptions caused by instructions found in branch/jump delay slots.

When an exception is detected on a delay slot instruction, the return address stored on exception entry will be the address of the instruction in the delay slot, which allows an exception handler to return to the delay slot instruction of a taken branch, and for subsequent instructions to be executed starting at the branch target address.

This functionality allows branch instructions that can change processor state to also have delay slots, for example BRcc/BBITn/Jcc using auto-update extension core registers, or simply the BLcc instruction.

Many possible hazards are removed in this scheme which would otherwise occur when not returning to a faulting instruction that was previously cancelled, for example the possibility of TLB thrash/deadlock with a fully-associative scheme

Emulation of Extension Instructions
An illegal exception instruction handler whose intent is to emulate the function of an extension instruction must be able to:

- Get the address of the faulting instruction from the ERET register
- Disassemble the instruction sufficiently to determine whether it should be emulated
- Perform the emulation function, and make whatever changes to processor state (real or emulated) that are required
  — Note that any required changes to ZNCV flags would have to be made in the ERSTATUS register to be restored on exception return
- Return to the next instruction after the emulated instruction. The return address could be one of the following (in order of priority):
  — ERTBA – exception branch target address if the faulting instruction was in the delay slot of a taken branch
  — LP START if the faulting instruction was the last instruction in a zero-overhead loop, and it’s not the last loop iteration (ERET+emulated_instruction_size = LP_END, and LP_COUNT>1).
  — ERET + emulated_instruction_size for normal linear code execution

NOTE When an extension is present but disabled using the XPU register, the exception vector used is Privilege Violation and not Illegal Instruction.
Emulation of Extension Registers and Condition Codes

A similar scheme, as defined for emulation of extension instructions, can be used to emulate extension registers and condition codes, again using the illegal instruction exception, which is triggered if an instruction references an unmapped extension operand.
Chapter 5 — Instruction Set Summary

This chapter contains an overview of the types of instructions in the ARCompact ISA.

Both 32-bit and 16-bit instructions are available in the ARCompact ISA and are indicated using particular suffixes on the instruction as illustrated by the following syntax:

- **OP** implies 32-bit instruction
- **OP_L** indicates 32-bit instruction.
- **OP_S** indicates 16-bit instruction

If no suffix is used on the instruction then the implied instruction is 32-bit format. 16-bit instructions have a reduced range of source and target core registers unless indicated otherwise. See Table 87 on page 173 for an alphabetic list of instructions. The following notation is used for the syntax of operations.

**Table 28 Instruction Syntax Convention**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>destination register (reduced range for 16-bit instruction.)</td>
</tr>
<tr>
<td>b</td>
<td>source operand 1 (reduced range for 16-bit instruction.)</td>
</tr>
<tr>
<td>c</td>
<td>source operand 2 (reduced range for 16-bit instruction.)</td>
</tr>
<tr>
<td>h</td>
<td>full register range for 16-bit instructions</td>
</tr>
<tr>
<td>cc</td>
<td>condition code</td>
</tr>
<tr>
<td>&lt;.cc&gt;</td>
<td>optional condition code</td>
</tr>
<tr>
<td>Z</td>
<td>Zero flag</td>
</tr>
<tr>
<td>N</td>
<td>Negative flag</td>
</tr>
<tr>
<td>C</td>
<td>Carry flag</td>
</tr>
<tr>
<td>V</td>
<td>Overflow flag</td>
</tr>
<tr>
<td>&lt;.f&gt;</td>
<td>optional set flags</td>
</tr>
<tr>
<td>&lt;.aa&gt;</td>
<td>optional address writeback</td>
</tr>
<tr>
<td>&lt;.d&gt;</td>
<td>optional delay slot mode</td>
</tr>
<tr>
<td>&lt;.di&gt;</td>
<td>optional direct data cache bypass</td>
</tr>
<tr>
<td>&lt;.x&gt;</td>
<td>optional sign extend</td>
</tr>
<tr>
<td>&lt;zz&gt;</td>
<td>optional data size</td>
</tr>
<tr>
<td>u</td>
<td>unsigned immediate, number indicates field size</td>
</tr>
<tr>
<td>s</td>
<td>signed immediate, number indicates field size</td>
</tr>
<tr>
<td>limm</td>
<td>long immediate</td>
</tr>
</tbody>
</table>

**Arithmetic and Logical Operations**

These operations are of the form \(a \leftarrow b \text{ op } c\) where the destination \((a)\) is replaced by the result of the operation \((\text{op})\) on the operand sources \((b\) and \(c)\). The ordering of the operands is important for some non-commutative operations (for example: SUB, SBC, BIC, ADD1/2/3, SUB1/2/3) All arithmetic and logical instructions can be conditional or set the flags, or both.

If the destination register is set to an absolute value of "0" then the result is discarded and the operation acts like a NOP instruction. A long immediate (limm) value can be used for either source operand 1 or source operand 2.
Summary of Basecase ALU Instructions

The basecase ALU instructions are summarized in the following table:

### Table 29 Basecase ALU Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>a ← b + c</td>
<td>add</td>
</tr>
<tr>
<td>ADC</td>
<td>a ← b + c + C</td>
<td>add with carry</td>
</tr>
<tr>
<td>SUB</td>
<td>a ← b – c</td>
<td>subtract</td>
</tr>
<tr>
<td>SBC</td>
<td>a ← (b – c) - C</td>
<td>subtract with carry</td>
</tr>
<tr>
<td>AND</td>
<td>a ← b and c</td>
<td>logical bitwise AND</td>
</tr>
<tr>
<td>OR</td>
<td>a ← b or c</td>
<td>logical bitwise OR</td>
</tr>
<tr>
<td>BIC</td>
<td>a ← b and not c</td>
<td>logical bitwise AND with invert</td>
</tr>
<tr>
<td>XOR</td>
<td>a ← b exclusive-or c</td>
<td>logical bitwise exclusive-OR</td>
</tr>
<tr>
<td>MAX</td>
<td>a ← b max c</td>
<td>larger of 2 signed integers</td>
</tr>
<tr>
<td>MIN</td>
<td>a ← b min c</td>
<td>smaller of 2 signed integers</td>
</tr>
<tr>
<td>MOV</td>
<td>b ← c</td>
<td>move</td>
</tr>
<tr>
<td>TST</td>
<td>b and c</td>
<td>test</td>
</tr>
<tr>
<td>CMP</td>
<td>b - c</td>
<td>compare</td>
</tr>
<tr>
<td>RCMP</td>
<td>c - b</td>
<td>reverse compare</td>
</tr>
<tr>
<td>RSUB</td>
<td>a ← c - b</td>
<td>reverse subtract</td>
</tr>
<tr>
<td>BSET</td>
<td>a ← b or (1&lt;&lt;c)</td>
<td>bit set</td>
</tr>
<tr>
<td>BCLR</td>
<td>a ← b and not (1&lt;&lt;c)</td>
<td>bit clear</td>
</tr>
<tr>
<td>BTST</td>
<td>b and (1&lt;&lt;c)</td>
<td>bit test</td>
</tr>
<tr>
<td>BXOR</td>
<td>a ← b xor (1&lt;&lt;c)</td>
<td>bit xor</td>
</tr>
<tr>
<td>BMSK</td>
<td>a ← b and ((1&lt;&lt;(c+1))-1)</td>
<td>bit mask</td>
</tr>
<tr>
<td>ADD1</td>
<td>a ← b + (c &lt;&lt; 1)</td>
<td>add with left shift by 1</td>
</tr>
<tr>
<td>ADD2</td>
<td>a ← b + (c &lt;&lt; 2)</td>
<td>add with left shift by 2</td>
</tr>
<tr>
<td>ADD3</td>
<td>a ← b + (c &lt;&lt; 3)</td>
<td>add with left shift by 3</td>
</tr>
<tr>
<td>SUB1</td>
<td>a ← b - (c &lt;&lt; 1)</td>
<td>subtract with left shift by 1</td>
</tr>
<tr>
<td>SUB2</td>
<td>a ← b - (c &lt;&lt; 2)</td>
<td>subtract with left shift by 2</td>
</tr>
<tr>
<td>SUB3</td>
<td>a ← b - (c &lt;&lt; 3)</td>
<td>subtract with left shift by 3</td>
</tr>
<tr>
<td>ASL</td>
<td>a ← b asl c</td>
<td>arithmetic shift left</td>
</tr>
<tr>
<td>ASR</td>
<td>a ← b asr c</td>
<td>arithmetic shift right</td>
</tr>
<tr>
<td>LSR</td>
<td>a ← b lsr c</td>
<td>logical shift right</td>
</tr>
<tr>
<td>ROR</td>
<td>a ← b ror c</td>
<td>rotate right</td>
</tr>
</tbody>
</table>

Syntax for Arithmetic and Logical Operations

Including "0" as destination value and a limm as either source operand 1 or source operand 2 expands the generic syntax for standard arithmetic and logical instructions. The generic instruction syntax is used for the following arithmetic and logic operations:

SUB; AND; OR; BIC; XOR; ADD1; ADD2; ADD3; ASL; ASR and LSL
The following instructions have the same generic instruction format, but do not have a 16 bit instruction (op_S b,b,c) equivalent.

ADC; SBC; RSUB; SUB1; SUB2; SUB3; ROR; MIN and MAX.

The full generic instruction syntax is:

- `op<.f> a,b,c`
- `op<.f> a,b,u6`
- `op<.f> b,b,s12`
- `op<.cc><.f> b,b,c`
- `op<.cc><.f> b,b,u6`
- `op<.f> a,limm,c (if b=limm)`
- `op<.f> a,b,limm (if c=limm)`
- `op<.f> b,b,limm`
- `op<.f> 0,b,c ;if a=0`
- `op<.f> 0,b,u6`
- `op<.f> 0,b,limm (if a=0, c=limm)`
- `op<.cc><.f> 0,limm,c (if a=0, b=limm)`
- `op_S b,b,c (reduced register range)`

For example, the syntax for AND is:

- `AND<.f> a,b,c (a = b and c)`
- `AND<.f> a,b,u6 (a = b and u6)`
- `AND<.f> b,b,s12 (b = b and s12)`
- `AND<.cc><.f> b,b,c (b = b and c)`
- `AND<.cc><.f> b,b,u6 (b = b and u6)`
- `AND<.f> a,limm,c (a = limm and c)`
- `AND<.f> a,b,limm (a = b and limm)`
- `AND<.cc><.f> b,b,limm (b = b and limm)`
- `AND<.f> 0,b,c (b and c)`
- `AND<.f> 0,b,u6 (b and u6)`
- `AND<.cc><.f> 0,b,limm (b and limm)`
- `AND<.cc><.f> 0,limm,c (limm and c)`
- `AND_S b,b,c (b = b and c)`

**Add Instruction**

The ADD instruction extends the generic instruction syntax for 16-bit instruction formats to allow access to stack pointer (SP) and global pointer (GP), along with further immediate modes. The syntax for ADD is:
### Subtract Instruction

The subtract instruction extends the generic instruction syntax for 16-bit instruction formats to allow access to stack pointer (SP) and further immediate modes. The syntax variants for SUB are:

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB&lt;.f&gt; a,b,c</td>
<td>(a = b - c)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,b,u6</td>
<td>(a = b - u6)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; b,b,s12</td>
<td>(b = b - s12)</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;,&lt;.f&gt; b,b,c</td>
<td>(b = b - c)</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;,&lt;.f&gt; b,b,u6</td>
<td>(b = b - u6)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,limm,c</td>
<td>(a = limm - c)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,limm</td>
<td>(a = b - limm)</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;,&lt;.f&gt; b,limm</td>
<td>(b = b - limm)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,b,limm</td>
<td>(a = b - limm)</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;,&lt;.f&gt; 0,b,c</td>
<td>(b - c)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; 0,b,u6</td>
<td>(b - u6)</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;,&lt;.f&gt; 0,b,limm</td>
<td>(b - limm)</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; 0,limm,c</td>
<td>(limm - c)</td>
</tr>
<tr>
<td>SUB_S a, b, c</td>
<td>(a + b + c)</td>
</tr>
<tr>
<td>SUB_S c, b, u3</td>
<td>(c + b + u3)</td>
</tr>
<tr>
<td>SUB_S b, b, u7</td>
<td>(b + b + u7)</td>
</tr>
<tr>
<td>SUB_S b, b, h</td>
<td>(b + b + h)</td>
</tr>
<tr>
<td>SUB_S b, b, limm</td>
<td>(b + b + limm)</td>
</tr>
<tr>
<td>SUB_S r0, GP, s11</td>
<td>(32-bit aligned offset)</td>
</tr>
<tr>
<td>SUB_S b, SP, u7</td>
<td>(u7 offset is 32-bit aligned)</td>
</tr>
<tr>
<td>SUB_S SP, SP, u7</td>
<td>(u7 offset is 32-bit aligned)</td>
</tr>
</tbody>
</table>
Reverse Subtract Instruction

The Reverse Subtract instruction (RSUB) is special in that the source1 and source2 operands are swapped over by the ARCompact based processor ALU before the subtract operation.

The syntax of RSUB, however, stays the same as that for the generic ALU operation:

- RSUB<.f> a,b,c \( (a = c - b) \)
- RSUB<.f> a,b,u6 \( (a = u6 - b) \)
- RSUB<.f> b,b,s12 \( (b = s12 - b) \)
- RSUB<.f> b,b,c \( (b = c - b) \)
- RSUB<.f> b,b,u6 \( (b = u6 - b) \)
- RSUB<.f> a,limm,c \( (a = c - limm) \)
- RSUB<.f> a,limm \( (a = limm - b) \)
- RSUB<.f> b,limm \( (b = limm - b) \)
- RSUB<.f> 0,b,c \( (c - b) \)
- RSUB<.f> 0,b,u6 \( (u6 - b) \)
- RSUB<.f> 0,limm \( (limm - b) \)
- RSUB<.f> 0,limm,c \( (c - limm) \)

Test and Compare Instructions

TST, CMP and RCMP have special instruction encoding in that the destination is always ignored and the instruction result is always discarded. The flags are always set according to the instruction result (implicit ".f", and encoded with F=1). RCMP is special in that the source1 and source2 operands are swapped over by the ARCompact based processor ALU before the subtract operation.

Register-Register (TST, CMP & RCMP)

The General Operations Register-Register format on page 142 is implemented, where the destination field A is ignored, and provides the following redundant formats for TST, CMP and RCMP:

- op b,c \( (b=source\ 1,\ c=source\ 2.\ Redundant\ format\ see\ Conditional\ Register\ format\ on\ page\ 98) \)
- op b,limm \( (b=source\ 1,\ c=limm=source\ 2.\ Redundant\ format\ see\ Conditional\ Register\ format\ on\ page\ 98) \)
- op limm,c \( (limm=source\ 1,\ c=source\ 2.\ Redundant\ format\ see\ Conditional\ Register \)
Register with Unsigned 6-bit Immediate (TST, CMP & RCMP)
The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented, where the destination field A is ignored, and provides the following redundant formats for TST, CMP and RCMP:

- \( \text{op b,u6} \) (\( b=\text{source 1}, u6=\text{source 2}. \) Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 98.)
- \( \text{op limm,u6} \) (\( \text{limm=source 1}, u6=\text{source 2.} \) Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 98.)

Register with Signed 12-bit Immediate (TST, CMP & RCMP)
The General Operations Register with Signed 12-bit Immediate format on page 143 provides the following syntax for TST, CMP and RCMP:

- \( \text{op b,s12} \) (\( b=\text{source 1}, s12=\text{source 2} \))
- \( \text{op limm,s12} \) (\( \text{limm=source 1}, s12=\text{source 2}. \) Not useful format)

Conditional Register (TST, CMP & RCMP)
The General Operations Conditional Register format on page 143 provides the following syntax for TST, CMP and RCMP:

- \( \text{op<.cc> b,c} \) (\( b=\text{source 1}, c=\text{source 2} \))
- \( \text{op<.cc> b,limm} \) (\( b=\text{source 1}, c=\text{limm=source 2} \))
- \( \text{op<.cc> limm,c} \) (\( \text{limm=source 1}, c=\text{source 2} \))
- \( \text{op<.cc> limm,limm} \) (\( \text{limm=source 1}, \text{limm=source 2}. \) Not useful format)

Conditional Register with Unsigned 6-bit Immediate (TST, CMP & RCMP)
The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 143 provides the following syntax for TST, CMP and RCMP:

- \( \text{op<.cc> b,u6} \) (\( b=\text{source 1}, u6=\text{source 2} \))
- \( \text{op<.cc> limm,u6} \) (\( \text{limm=source 1}, u6=\text{source 2}. \) Not useful format)

The syntax for test and compare instructions is therefore:

- \( \text{TST b,s12} \) (\( b \& s12 \))
- \( \text{TST<.cc> b,c} \) (\( b \& c \))
- \( \text{TST<.cc> b,u6} \) (\( b \& u6 \))
- \( \text{TST<.cc> b,limm} \) (\( b \& \text{limm} \))
- \( \text{TST<.cc> limm,c} \) (\( \text{limm} \& c \))
- \( \text{TST_S b,c} \) (\( b\&c, \text{reduced set of regs} \))

- \( \text{CMP b,s12} \) (\( b-s12 \))
- \( \text{CMP<.cc> b,c} \) (\( b-c \))
### Instruction Set Summary

<table>
<thead>
<tr>
<th>Operation</th>
<th>Format Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMP&lt;.cc&gt;</td>
<td>b,u6</td>
</tr>
<tr>
<td></td>
<td>(b-u6)</td>
</tr>
<tr>
<td>CMP&lt;.cc&gt;</td>
<td>b,limm</td>
</tr>
<tr>
<td></td>
<td>(b-limm)</td>
</tr>
<tr>
<td>CMP&lt;.cc&gt;</td>
<td>limm,c</td>
</tr>
<tr>
<td></td>
<td>(limm-c)</td>
</tr>
<tr>
<td>CMP_S</td>
<td>b, h</td>
</tr>
<tr>
<td></td>
<td>(b-h, full set of regs for h)</td>
</tr>
<tr>
<td>CMP_S</td>
<td>b, limm</td>
</tr>
<tr>
<td></td>
<td>(b-limm, full set of regs for h)</td>
</tr>
<tr>
<td>CMP_S</td>
<td>b, u7</td>
</tr>
<tr>
<td></td>
<td>(b-u7, reduced set of regs)</td>
</tr>
<tr>
<td>RCMP</td>
<td>b,s12</td>
</tr>
<tr>
<td></td>
<td>(s12-b)</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt;</td>
<td>b,c</td>
</tr>
<tr>
<td></td>
<td>(c-b)</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt;</td>
<td>b,u6</td>
</tr>
<tr>
<td></td>
<td>(u6-b)</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt;</td>
<td>b,limm</td>
</tr>
<tr>
<td></td>
<td>(limm-b)</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt;</td>
<td>limm,c</td>
</tr>
<tr>
<td></td>
<td>(c-limm)</td>
</tr>
</tbody>
</table>

### Bit Test Instruction

The BTST instruction only requires two source operands. BTST has a special instruction encoding in that the destination is always ignored and the instruction result is always discarded. The second source operand selects the bit position to test (0 to 31), which can be covered by a u6 immediate number. The status flags are always set according to the instruction result (implicit ".f", and encoded with F=1).

#### Register-Register (BTST)

The General Operations Register-Register format on page 142 is implemented, where the destination field A is ignored, and provides the following redundant formats for BTST:

- **BTST** b,c  
  \( (b=\text{source 1}, c=\text{source 2}). \text{Redundant format see Conditional Register format on page 100} \)

- **BTST** b,limm  
  \( (b=\text{source 1}, c=\text{limm}=\text{source 2}. \text{Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 100}) \)

- **BTST** limm,c  
  \( (\text{limm}=\text{source 1}, c=\text{source 2}. \text{Redundant format see Conditional Register format on page 100}) \)

- **BTST** limm,limm  
  \( (\text{limm}=\text{source 1}, \text{limm}=\text{source 2}. \text{Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 100}) \)

#### Register with Unsigned 6-bit Immediate (BTST)

The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented, where the destination field A is ignored, and provides the following redundant formats for BTST:

- **BTST** b,u6  
  \( (b=\text{source 1}, u6=\text{source 2}. \text{Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 100}) \)

- **BTST** limm,u6  
  \( (\text{limm}=\text{source 1}, u6=\text{source 2}. \text{Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 100}) \)

#### Register with Signed 12-bit Immediate (BTST)

The General Operations Register with Signed 12-bit Immediate format on page 143 provides the following redundant syntax for BTST:
BTST  b,s12  
(b=source 1, s12=source 2. Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 100.)

BTST  limm,s12  
(limm=source 1, s12=source 2. Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 100.)

Conditional Register (BTST)
The General Operations Conditional Register format on page 143 provides the following syntax for BTST:

BTST<.cc>  b,c  
(b=source 1, c=source 2)

BTST<.cc>  b,limm  
(b=source 1, c=limm=source 2. Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 100.)

BTST<.cc>  limm,c  
(limm=source 1, c=source 2)

BTST<.cc>  limm,limm  
(limm=source 1, limm=source 2. Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 100.)

Conditional Register with Unsigned 6-bit Immediate (BTST)
The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 144 provides the following syntax for BTST:

BTST<.cc>  b,u6  
(b=source 1, u6=source 2)

BTST<.cc>  limm,u6  
(limm=source 1, u6=source 2. Not useful format)

Single Bit Instructions
The single bit instructions (BSET, BCLR, BXOR and BMSK) instructions require two source operands and one destination operand. The second source operand selects the bit position to test (0 to 31) which can be covered by a u6 immediate number.

BSET, BCLR, BXOR and BMASK are bit-set, bit-clear, bit-xor and bit-mask instructions, respectively.

Register-Register (BSET, BCLR, BXOR & BMSK)
The General Operations Register-Register format on page 142 is implemented and provides the following formats for BSET, BCLR, BXOR and BMSK:

op<.f>  a,b,c  
(if b=limm)

op<.f>  a,limm,c  
(if c=limm. Redundant format see Register with Unsigned 6-bit Immediate format on page 101)

op<.f>  a,b,limm  
(if c=limm. Redundant format see Register with Unsigned 6-bit Immediate format on page 101)

op<.f>  a,limm,limm  
(if b=c=limm. Redundant format see Register with Unsigned 6-bit Immediate format on page 101)

op<.f>  0,b,c  
(if a=0)

op<.f>  0,limm,c  
(Redundant format, see Conditional Register format on page 101)

op<.f>  0,b,limm  
(if a=0, c=limm. Redundant format see Register with Unsigned 6-bit Immediate format on page 101)

op<.f>  0,limm,limm  
(if a=0, b=c=limm. Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 101)
Register with Unsigned 6-bit Immediate (BSET, BCLR, BXOR & BMSK)
The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented and provides the following formats for BSET, BCLR, BXOR and BMSK:

```
op<.f>  a,b,u6

op<.f>  a,limm,u6  (Not useful format)

op<.f> 0,b,u6

op<.f> 0,limm,u6  (Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 101)
```

Register with Signed 12-bit Immediate (BSET, BCLR, BXOR & BMSK)
The General Operations Register with Signed 12-bit Immediate format on page 143 provides the following redundant syntax for BSET, BCLR, BXOR and BMSK:

```
op<.f>  b,b,s12  (Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 101)

op<.f> 0,limm,s12  (Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 101)
```

Conditional Register (BSET, BCLR, BXOR & BMSK)
The General Operations Conditional Register format on page 143 provides the following syntax for BSET, BCLR, BXOR and BMSK:

```
op<.cc><.f>  b,b,c

op<.cc><.f> 0,limm,c

op<.cc><.f>  b,b,limm  (Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 101)

op<.cc><.f> 0,limm,limm  (Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 101)
```

Conditional Register with Unsigned 6-bit Immediate (BSET, BCLR, BXOR & BMSK)
The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 144 provides the following syntax for BSET, BCLR, BXOR and BMSK:

```
op<.cc><.f>  b,b,u6

op<.cc><.f> 0,limm,u6  (Not useful format)
```

The syntax for the single bit operations is therefore:

- **BSET<.f>**
  
  `a,b,c  (a = b | (1<?c))`

- **BSET<.cc><.f>**
  
  `b,b,c  (b = b | (1<?c))`

- **BSET<.f>**
  
  `a,b,u6  (a = b | (1<?u6))`

- **BSET<.cc><.f>**
  
  `b,b,u6  (b = b | (1<?u6))`

- **BSET_S**
  
  `b, b, u5  (uses reduced set of regs)`

- **BCLR<.f>**
  
  `a,b,c  (a = b & ~(1<?c))`

- **BCLR<.cc><.f>**
  
  `b,b,c  (b = b & ~(1<?c))`
BCLR<.f> a,b,u6 \( (a = b \& \sim(1<<u6)) \)
BCLR<.cc><.f> b,b,u6 \( (b = b \& \sim(1<<u6)) \)
BCLR_S b, b, u5 \( \text{(uses reduced set of regs)} \)

BTST<.cc> b,c \( (b \& (1<<c)) \)
BTST<.cc> b,u6 \( (b \& (1<<u6)) \)
BTST_S b, u5 \( \text{(uses reduced set of regs)} \)

BXOR<.f> a,b,c \( (a = b \oplus (1<<c)) \)
BXOR<.cc><.f> b,b,c \( (b = b \oplus (1<<c)) \)
BXOR<.f> a,b,u6 \( (a = b \oplus (1<<u6)) \)
BXOR<.cc><.f> b,b,u6 \( (b = b \oplus (1<<u6)) \)

BMSK<.f> a,b,c \( (a = b \& ((1<<(c+1))-1)) \)
BMSK<.cc><.f> b,b,c \( (b = b \& ((1<<(c+1))-1)) \)
BMSK<.f> a,b,u6 \( (a= b \& ((1<<(u6+1))-1)) \)
BMSK<.cc><.f> b,b,u6 \( (b= b \& ((1<<(u6+1))-1)) \)
BMSK_S b, b, u5 \( \text{(uses reduced set of regs)} \)

**Barrel Shift/Rotate**

The barrel shifter provides a number of instructions that will allow any operand to be shifted left or right by up to 32 positions in one cycle, the result being available for write-back to any core register. Single bit shift instructions are also provided as single operand instructions as shown in Table 32 on page 105.

**Table 30 Barrel Shift Operations**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR</td>
<td>src1 dest C MSB LSB</td>
<td>multiple arithmetic shift right, sign filled</td>
</tr>
<tr>
<td>LSR</td>
<td>src1 dest</td>
<td>multiple logical shift right, zero filled</td>
</tr>
<tr>
<td>ROR</td>
<td>src1 dest</td>
<td>multiple rotate right</td>
</tr>
<tr>
<td>ASL</td>
<td>src1 dest</td>
<td>multiple arithmetic shift left, zero filled</td>
</tr>
</tbody>
</table>

The ROR instruction does not have any 16 bit instruction \( \text{op}_S \ a,b,c \) equivalent. The ASR, LSR and ASL instructions extend the generic instruction syntax to include:

- \( \text{op}_S \ b,b,u5 \)
- \( \text{op}_S \ b,b,c \)
ASR and LSR additionally provide the following syntax

**op_S**

\[ c, b, u3 \]

The syntax for the barrel shifter is:

**ASL**

\[ a, b, c \]  
\( (a = b << c) \)
\[ a, b, u6 \]  
\( (a = b << u6) \)
\[ b, b, s12 \]  
\( (b = b << s12) \)
\[ b, b, c \]  
\( (b = b << c) \)
\[ b, b, u6 \]  
\( (b = b << u6) \)
\[ a, limm, c \]  
\( (a = limm << c) \)
\[ a, b, limm \]  
\( (a = b << limm) \)
\[ b, b, limm \]  
\( (b = b << limm) \)
\[ 0, b, c \]  
\( (b << c) \)
\[ 0, b, u6 \]  
\( (b << u6) \)
\[ 0, limm, c \]  
\( (limm << c) \)

**ASL_S**

\[ c, b, u3 \]  
\( (c = b << u3) \)
\[ b, b, c \]  
\( (b = b << c) \)
\[ b, b, u5 \]  
\( (b = b << u5) \)

**ASR**

\[ a, b, c \]  
\( (a = b >> c) \)
\[ a, b, u6 \]  
\( (a = b >> u6) \)
\[ b, b, s12 \]  
\( (b = b >> s12) \)
\[ b, b, c \]  
\( (b = b >> c) \)
\[ b, b, u6 \]  
\( (b = b >> u6) \)
\[ a, limm, c \]  
\( (a = limm >> c) \)
\[ a, b, limm \]  
\( (a = b >> limm) \)
\[ b, b, limm \]  
\( (b = b >> limm) \)
\[ 0, b, c \]  
\( (b >> c) \)
\[ 0, b, u6 \]  
\( (b >> u6) \)
\[ 0, limm, c \]  
\( (limm >> c) \)

**ASR_S**

\[ c, b, u3 \]  
\( (c = b >> u3) \)
\[ b, b, c \]  
\( (b = b >> c) \)
\[ b, b, u5 \]  
\( (b = b >> u5) \)

**LSR**

\[ a, b, c \]  
\( (a = b >>> c) \)
Single Operand Instructions

Some instructions require just a single source operand. These include sign-extend and rotate instructions. These instructions are of the form \( b \leftarrow op \ c \) where the destination (b) is replaced by the operation (op) on the operand source (c). Single operand instructions can set the flags.

The following tables shows the move, extend, negate, rotate and shift operations.

**Table 31 Single operand: moves and extends**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV</td>
<td></td>
<td>Move</td>
</tr>
</tbody>
</table>

**Example Instructions**

- **LSR<.f>** a,b,u6 \( (a = b >> u6) \)
- **LSR<.f>** b,b,s12 \( (b = b >> s12) \)
- **LSR<.cc><.f>** b,b,c \( (b = b >> c) \)
- **LSR<.cc><.f>** b,b,u6 \( (b = b >> u6) \)
- **LSR<.f>** a,limm,c \( (a = limm >> c) \)
- **LSR<.f>** a,b,limm \( (a = b >> limm) \)
- **LSR<.cc><.f>** b,b,limm \( (b = b >> limm) \)
- **LSR<.f>** 0,b,c \( (b >> c) \)
- **LSR<.f>** 0,b,u6 \( (b >> u6) \)
- **LSR<.cc><.f>** 0,limm,c \( (limm >> c) \)
- **LSR_S** b,b,c \( (b = b >> c) \)
- **LSR_S** b,b,u5 \( (b = b >> u6) \)

- **ROR<.f>** a,b,c \( (a = (b << (31-c)):(b >> c)) \)
- **ROR<.f>** a,b,u6 \( (a = (b << (31-u6)):(b >> u6)) \)
- **ROR<.f>** b,b,s12 \( (b = (b << (31-s12)):(b >> s12)) \)
- **ROR<.cc><.f>** b,b,c \( (b = (b << (31-c)):(b >> c)) \)
- **ROR<.cc><.f>** b,b,u6 \( (b = (b << (31-u6)):(b >> u6)) \)
- **ROR<.f>** a,limm,c \( (a = (limm << (31-c)):(limm >> c)) \)
- **ROR<.f>** a,b,limm \( (a = (b << (31-limm)):(b >> limm)) \)
- **ROR<.cc><.f>** b,b,limm \( (b = (b << (31-limm)):(b >> limm)) \)
- **ROR<.f>** 0,b,c \( ((b << (31-c)):(b >> c)) \)
- **ROR<.f>** 0,b,u6 \( ((b << (31-u6)):(b >> u6)) \)
- **ROR<.cc><.f>** 0,limm,c \( ((b << (31-limm)):(limm >> c)) \)
**Instruction Set Summary**

---

### Single Operand Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEX</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXT</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOT</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NEG</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ABS</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLAG</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 32 Single operand: Rotates and Shifts**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASL</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RLC</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASR</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSR</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROR</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRC</td>
<td>src</td>
<td>dest</td>
</tr>
<tr>
<td></td>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The following instructions do not have a 16 bit instruction (op_S b,c) equivalent.

- ROR, RRC and RLC;

Single operand instruction syntax is:

- `op<.f> b,c`
- `op<.f> b,u6`
- `op<.f> b,limm`
- `op<.f> 0,c`
- `op<.f> 0,u6`
op<.f> 0,limm
op_S b,c

**Move to Register Instruction**

The move instruction, MOV, has a wider syntax than other single operand instructions by being encoded as a general ALU instruction. The first operand is only used as the destination register; the final operand is used as the source operand. Using the limm encoding in the first operand field is ignored in just the same way as it is if used in the destination of other instructions, causing the MOV instruction result to be discarded.

**Register-Register (MOV)**

The General Operations Register-Register format on page 142 is implemented, where the destination field A is ignored and the B field is used instead as the destination register. The MOV instruction provides the following redundant formats:

- MOV<.f> b,c  
  \( b=destination, c=source. \) Redundant format, see Conditional Register format on page 106.

- MOV<.f> b,limm  
  \( b=destination, c=limm=source. \) Redundant format, see Conditional Register format on page 106.

- MOV<.f> 0,c  
  \( b=limm, c=source. \) Redundant format, see Conditional Register format on page 106.

- MOV<.f> 0,limm  
  \( if \ b=limm, \ b= c=limm=source. \) Redundant format, see Conditional Register format on page 106.

**Register with Unsigned 6-bit Immediate (MOV)**

The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented, where the destination field A is ignored and the B field is used instead as the destination register. The MOV instruction provides the following redundant formats:

- MOV<.f> b,u6  
  \( b=destination, u6=source. \) Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 107.

- MOV<.f> 0,u6  
  \( b=limm, u6=source. \) Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 107.

**Register with Signed 12-bit Immediate (MOV)**

The General Operations Register with Signed 12-bit Immediate format on page 143 provides the following syntax for the MOV instruction:

- MOV<.f> b,s12  
  \( b=destination, s12=source \)

- MOV<.f> 0,s12  
  \( b=limm, s12=source \)

**Conditional Register (MOV)**

The General Operations Conditional Register format on page 143 provides the following syntax for the MOV instruction:

- MOV<.cc><.f> b,c  
  \( b=destination, c=source \)

- MOV<.cc><.f> b,limm  
  \( b=destination, c=limm=source \)

- MOV<.cc><.f> 0,c  
  \( b=limm, c=source \)

- MOV<.cc><.f> 0,limm  
  \( if \ b=limm, b= c=limm=source \)
**Conditional Register with Unsigned 6-bit Immediate (MOV)**
The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 144 provides the following syntax for the MOV instruction:

- MOV<.cc><.f>  b,u6 \((b=\text{destination}, u6=\text{source})\)
- MOV<.cc><.f>  0,u6 \((b=\text{limm}, u6=\text{source})\)

**16-bit Instruction, Move with High Register (MOV)**
The Mov/Cmp/Add with High Register, 0x0E, \([0x00 - 0x03]\) format on page 156 provides the following syntax for the MOV instruction:

- MOV_S b, h \((b = \text{destination}, h=\text{source. Full range of regs for } h)\)
- MOV_S b, limm \((b = \text{destination}, \text{limm}=\text{source})\)
- MOV_S h, b \((h = \text{destination}, b = \text{source. Full range of regs for } h)\)

**16-bit Instruction, Move Immediate (MOV)**
The Move Immediate, 0x1B format on page 165 provides the following syntax for the MOV instruction:

- MOV_S b, u8 \((b = \text{destination}, u8 = \text{source. Reduced set of regs for } b)\)

**Flag Instruction**
The FLAG instruction has a special syntax that ignores the destination field. The FLAG instruction always updates the status flags.

**Register-Register (FLAG)**
The General Operations Register-Register format on page 142 is implemented, where the destination field A is ignored, the B field is ignored and the C field is used as the source register. The FLAG instruction provides the following redundant formats:

- FLAG c \((a = \text{ignored}, b=\text{ignored}, c=\text{source. Redundant format, see Conditional Register format on page 107.})\)
- FLAG b,limm \((a = \text{ignored}, b=\text{ignored}, c=\text{limm}=\text{source. Redundant format, see Conditional Register format on page 107.})\)

**Register with Unsigned 6-bit Immediate (FLAG)**
The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented, where the destination field A is ignored, the B field is ignored and the u6 immediate field is used as the source value. The FLAG instruction provides the following redundant formats:

- FLAG u6 \((a = \text{ignored}, b=\text{ignored}, u6=\text{source. Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 108.})\)

**Register with Signed 12-bit Immediate (FLAG)**
The General Operations Register with Signed 12-bit Immediate format on page 143 provides the following syntax for the FLAG instruction:

- FLAG s12 \((b = \text{ignored}, s12=\text{source})\)

**Conditional Register (FLAG)**
The General Operations Conditional Register format on page 143 provides the following syntax for the FLAG instruction:
FLAG<.cc>  c  
(b=ignored, c=source)

FLAG<.cc>  limm  
(b=ignored, c=limm=source)

Conditional Register with Unsigned 6-bit Immediate (FLAG)
The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 144 provides the following syntax for the FLAG instruction:

FLAG<.cc>  u6  
(b=ignored, u6=source)

Negate Operation
Negate is a separate instruction in 16-bit instruction format and is provided in 32-bit instruction format as an encoding of the reverse subtract instruction using an unsigned 6-bit immediate value set to 0.

The syntax for negate operations is:

NEG_S  b,c  
(b = 0-c, reduced set of regs)
NEG<f>  a,b  
(encoded as RSUB<f> a,b,0, where 0 is u6)
NEG<.cc><f>  b,b  
(encoded as RSUB<.cc><f> b,b,0, where 0 is u6)

Zero Operand Instructions
Some instructions require no source operands or destinations. The ARCompact ISA supports these instructions using the form op c where the operand source c supplies information for the instruction. Zero operand instructions can set the flags.

Table 33 Basecase ZOP instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP</td>
<td>No operation</td>
<td>Null Instruction</td>
</tr>
<tr>
<td>SLEEP</td>
<td>Sleep until interrupt or restart</td>
<td>Sleep</td>
</tr>
<tr>
<td>SWI</td>
<td>Raise Instruction Error exception</td>
<td>Software interrupt</td>
</tr>
<tr>
<td>BRK</td>
<td>Stop and flush processor pipeline</td>
<td>Breakpoint Instruction</td>
</tr>
<tr>
<td>TRAP0</td>
<td>raise an exception of value 0</td>
<td>Software Breakpoint Exception</td>
</tr>
<tr>
<td>TRAP_S</td>
<td>raise an exception of value n</td>
<td>User Exception</td>
</tr>
<tr>
<td>UNIMP_S</td>
<td>Unimplemented Instruction</td>
<td>Raise Instruction Error Exception</td>
</tr>
<tr>
<td>RTIE</td>
<td>Return from interrupt/exception</td>
<td>Return from interrupt/exception</td>
</tr>
<tr>
<td>SYNC</td>
<td>Synchronize with memory</td>
<td>Wait for all data-based memory transactions to complete</td>
</tr>
</tbody>
</table>

Zero operand instruction syntax is:

NOP   (encoded as MOV 0,0)
NOP_S (16-bit instruction form)
SLEEP u6
SWI   (encoded as SWI 0, i.e. "swi" with u6=0)
BRK_S (Breakpoint instruction, 16-bit format)
BRK (Breakpoint instruction, 32-bit format)
TRAP0 (encoded as SWI 0, i.e. "swi" with u6=0)
TRAP_S u6
UNIMP_S
RTIE
SYNC

op<.f> c
op<.f> u6
op<.f> limm

**Breakpoint Instruction**
The breakpoint instruction is a single operand basecase instruction that halts the program code when it is decoded at stage one of the pipeline. This is a very basic debug instruction, which stops the ARCompact based processor from performing any instructions beyond the breakpoint. Since the breakpoint is a serializing instruction, the pipeline is also flushed upon decode of this instruction.

**Sleep Instruction**
The sleep mode is entered when the ARCompact based processor encounters the SLEEP instruction. It stays in sleep mode until an interrupt or restart occurs. Power consumption is reduced during sleep mode since the pipeline ceases to change state, and the RAMs are disabled. More power reduction is achieved when clock gating option is used, whereby all non-essential clocks are switched off. The SLEEP instruction is serializing which means the SLEEP instruction will complete and then flush the pipeline.

**Software Interrupt Instruction**
The execution of an undefined extension instruction in ARCompact based processors raises an Instruction Error exception. A new basecase instruction is introduced that also raises this exception. Once executed, the control flow is transferred from the user program to the system Instruction Error exception handler.

The SWI instruction is a single operand instruction in the same class as the SLEEP and BRK instructions and takes no operands or flags. The SWI instruction cannot immediately follow a BRcc or BBITn instruction.

While the mnemonic SWI is available, its use is not recommended in the ARC 700 processor, TRAP0 should be used instead which raises a trap exception.

**Trap Instruction**
The instructions, TRAP_S and TRAP0, raise an exception and call any operating system in kernel mode. Traps can be raised from user or kernel modes.
Return from Interrupt/Exception Instruction
The return from interrupt/exception instruction, RTIE, allows exit from interrupt and exception handlers, and to allow the processor to switch from kernel mode to user mode.

Synchronize Instruction
The synchronize instruction, SYNC, waits until all data-based memory operations (LD, ST, EX, cache fills) have completed.

Branch Instructions
Due to the pipeline in the ARCompact based processor, the branch instruction does not take effect immediately, but after a one cycle delay. The execution of the immediately following instruction after the branch can be controlled. The following instruction is said to be in the delay slot. The modes for specifying the execution of the delay slot instruction are indicated by the optional .d field according to the following table.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ND</td>
<td>Only execute the next instruction when not jumping (default)</td>
</tr>
<tr>
<td>D</td>
<td>Always execute the next instruction</td>
</tr>
</tbody>
</table>

Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction.

The condition codes that are available for conditional branch instructions are shown in Table 50 on page 135.

Branch Instructions
Conditional Branch (Bcc) has a branch range of ±1MB, whereas unconditional branch (B) has larger range of ±16MB. The branch target address is 16-bit aligned.

The syntax of the branch instruction is shown below.

Bcc.<.d> s21  (branch if condition is true)
B<.d> s25    (unconditional branch far)
B_S s10      (unconditional branch)
Branch and Link Instructions

Conditional Branch and Link (BLcc) has a branch range of ±1MB, whereas unconditional Branch and Link (BL) has larger range of ±16MB. The target address must be 32-bit aligned.

The syntax of the branch and link instruction is shown below.

BLcc<.d> s21  (branch if condition is true)
BL<.d> s25  (unconditional branch far)
BL_S s13  (unconditional branch)

Branch On Compare/Bit Test Register-Register

Branch on Compare (BRcc) and Branch on Bit Test (BBIT0, BBIT1) have a branch range of ±256B. The branch target address is 16-bit aligned.

The BRcc instruction is similar in execution to a normal compare instruction (CMP) with the addition that a branch occurs if the condition is met. No flags are updated and no ALU result is written back to the register file. A limited set of condition code tests are available for the BRcc instruction as shown in the following table. Note that additional condition code tests are available through the effect of reversing the operands, as shown at the end of the table.

Table 35 Branch on compare/test mnemonics

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BREQ</td>
<td>Branch if b-c is equal</td>
</tr>
<tr>
<td>BRNE</td>
<td>Branch if b-c is not equal</td>
</tr>
<tr>
<td>BRLT</td>
<td>Branch if b-c is less than</td>
</tr>
<tr>
<td>BRGE</td>
<td>Branch if b-c is greater than or equal</td>
</tr>
<tr>
<td>BRLO</td>
<td>Branch if b-c is lower than</td>
</tr>
<tr>
<td>BRHS</td>
<td>Branch if b-c is higher than or same</td>
</tr>
<tr>
<td>BBIT0</td>
<td>Branch if bit c in register b is clear</td>
</tr>
<tr>
<td>BBIT1</td>
<td>Branch if bit c in register b is set</td>
</tr>
</tbody>
</table>

Table 36 Branch on compare pseudo mnemonics, register-register

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRGT b,u6,s9</td>
<td>Branch if b-c is greater than (encode as BRLT c,b,s9)</td>
</tr>
<tr>
<td>BRLE b,u6,s9</td>
<td>Branch if b-c is less than or equal (encode as BRGE c,b,s9)</td>
</tr>
<tr>
<td>BRHI b,u6,s9</td>
<td>Branch if b-c is higher than (encode as BRLO c,b,s9)</td>
</tr>
<tr>
<td>BRLS b,u6,s9</td>
<td>Branch if b-c is lower than or same (encode as BRHS c,b,s9)</td>
</tr>
</tbody>
</table>

Assembler pseudo-instructions for missing conditions using immediate data, are shown below. Note that these versions have a reduced immediate range of 0 to 62 instead of 0 to 63.

Table 37 Branch on compare pseudo mnemonics, register-immediate

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRGT b,u6,s9</td>
<td>Branch if b-u6 is greater than (encode as BRGE b,u6+1,s9)</td>
</tr>
<tr>
<td>BRLE b,u6,s9</td>
<td>Branch if b-u6 is less than or equal (encode as BRLT b,u6+1,s9)</td>
</tr>
<tr>
<td>BRHI b,u6,s9</td>
<td>Branch if b-u6 is higher than (encode as BRHS b,u6+1,s9)</td>
</tr>
<tr>
<td>BRLS b,u6,s9</td>
<td>Branch if b-u6 is lower than or same (encode as BRLO b,u6+1,s9)</td>
</tr>
</tbody>
</table>
In the ARCTangent-A5 processor there are two delay slots due to the branch occurring a cycle later than other branches. Only one delay slot can be optionally executed by using the ".D" delay slot mode. The second delay slot is always nullified if the branch is taken.

Due to the ARC 600 processor pipeline there are 3 delay slots due to the branch occurring a cycle later than other branches. The first delay slot position can be optionally executed using the ".D" delay slot mode. The second and third delay slots are always nullified if the branch is taken.

The syntax of the branch on compare and branch on bit test instructions are shown below.

\[
\begin{align*}
\text{BRcc}\langle .d \rangle & \quad b,c,s9 \quad \text{(branch if reg-reg compare is true, swap regs if inverse condition required)} \\
\text{BRcc}\langle .d \rangle & \quad b,u6,s9 \quad \text{(branch if reg-immediate compare is true, use \"immediate+1\" if a missing condition is required)} \\
\text{BRcc} & \quad b,\text{limm},s9 \quad \text{(branch if reg-limm compare is true)} \\
\text{BRcc} & \quad \text{limm},c,s9 \quad \text{(branch if limm-reg compare is true)} \\
\text{BREQ}_S & \quad b,0,s8 \quad \text{(branch if register is 0)} \\
\text{BRNE}_S & \quad b,0,s8 \quad \text{(branch if register is non-zero)} \\
\text{BBIT0}\langle .d \rangle & \quad b,u6,s9 \quad \text{(branch if bit u6 in reg b is clear)} \\
\text{BBIT1}\langle .d \rangle & \quad b,u6,s9 \quad \text{(branch if bit u6 in reg b is set)} \\
\text{BBIT0}\langle .d \rangle & \quad b,c,s9 \quad \text{(branch if bit c in reg b is clear)} \\
\text{BBIT1}\langle .d \rangle & \quad b,c,s9 \quad \text{(branch if bit c in reg b is set)}
\end{align*}
\]

Jump Instructions

Due to the pipeline in the ARCompact based processor, the jump instruction does not take effect immediately, but after a one-cycle delay. The execution of the immediately following instruction after the jump can be controlled. The following instruction is said to be in the delay slot. The modes for specifying the execution of the delay slot instruction are indicated by the optional \( .d \) field according to the following table.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ND</td>
<td>Only execute the next instruction when not jumping (default)</td>
</tr>
<tr>
<td>D</td>
<td>Always execute the next instruction</td>
</tr>
</tbody>
</table>

Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction.

**NOTE** If the jump instruction is used with long immediate data then the delay slot execution mechanism does not apply.

When source registers ILINK1 and ILINK2 are used with the Jump instruction they are treated in a special way to allow flag restoring when returning from interrupt handling routines or exceptions handling routines.
Summary of Jumps and Special Format Instructions

Table 39 Basecase Jump Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jcc</td>
<td>pc ← c</td>
<td>jump</td>
</tr>
<tr>
<td>Jcc.D</td>
<td>pc ← c</td>
<td>jump with delay slot</td>
</tr>
<tr>
<td>JLcc</td>
<td>blink ← next_pc; pc ← c</td>
<td>jump and link</td>
</tr>
<tr>
<td>JLcc.D</td>
<td>blink ← next_pc; pc ← c</td>
<td>jump and link with delay slot</td>
</tr>
</tbody>
</table>

Syntax for Jumps and Special Format Instructions

Jump instructions can target any address within the full memory address map, but the target address is 16-bit aligned.

The syntax for the jump and special format instructions is similar to the basecase ALU operation syntax, but only source operand 2 is used.

The Jump instruction syntax is:

- Jcc<.d> [c] \((PC = c)\)
- Jcc limm \((PC = \text{limm})\)
- Jcc<.d> u6 \((PC = \text{u6})\)
- J<.d> s12 \((PC = \text{s12})\)
- Jcc.F [ILINK1] \((PC = \text{ILINK1}: \text{STATUS32 = STATUS32}_1)\)
- Jcc.F [ILINK2] \((PC = \text{ILINK2}: \text{STATUS32 = STATUS32}_2)\)
- J_S<.d> [b] \((\text{reduced set of registers})\)
- J_S<.d> [blink] \((PC = \text{BLINK})\)
- JEQ_S [blink] \((PC = \text{BLINK})\)
- JNE_S [blink] \((PC = \text{BLINK})\)

Jump and Link instruction syntax is:

- JLcc<.d> [c] \((PC = c: \text{BLINK} = \text{next_pc})\)
- JLcc limm \((PC = \text{limm: BLINK = next_pc})\)
- JLcc<.d> u6 \((PC = \text{u6: BLINK = next_pc})\)
- JL<.d> s12 \((PC = \text{s12: BLINK = next_pc})\)
- JL_S<.d> [b] \((\text{reduced set of registers})\)

Zero Overhead Loop Instruction

The ARCompact based processor has the ability to perform loops without any delays being incurred by the count decrement or the end address comparison. Zero delay loops are set up with the registers LP_START, LP_END and LP_COUNT. LP_START and LP_END can be directly manipulated with the LR and SR instructions and LP_COUNT can be manipulated in the same way as registers in the core register set.

The special instruction LP is used to set up the LP_START and LP_END in a single instruction. The LP instruction is similar to the branch instruction. Loops can be conditionally entered. If the condition
code test for the LP instruction returns false, then a branch occurs to the address specified in the LP instruction. The branch target address is 16-bit aligned. If the condition code test is true, then the address of the next instruction is loaded into LP_START register and the LP_END register is loaded by the address defined in the LP instruction.

The loop instruction, LP, has a special syntax that ignores the destination field, and only requires one source operand. The source operand is a 16-bit aligned target address value.

**Register-Register (LP)**
The General Operations Register-Register format on page 142 is not implemented for the LP instruction. Using this format will raise an Instruction Error exception.

**Register with Unsigned 6-bit Immediate (LP)**
The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented, where the destination field A is ignored, the B field is ignored and the immediate field is used as the source value. The source value is a 16-bit aligned address, which provides the following redundant syntax for the LP instruction:

```
LP u7 (a = ignored, b = ignored, u7 = source. Redundant format, see Conditional Register with Unsigned 6-bit Immediate format on page 114.)
```

**Register with Signed 12-bit Immediate (LP)**
The General Operations Register with Signed 12-bit Immediate format on page 143 is implemented, where the B field is ignored and the immediate field is used as the source value. The source value is a 16-bit aligned address, which provides the following syntax for the LP instruction:

```
LP s13 (b = ignored, s13 = source. aux_reg[LP_END] = pc + s13 and aux_reg[LP_START] = next_pc)
```

**Conditional Register (LP)**
The General Operations Conditional Register format on page 143 is not implemented for the LP instruction. Using this format will raise an Instruction Error exception.

**Conditional Register with Unsigned 6-bit Immediate (LP)**
The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 144 is implemented, where the B field is ignored and the immediate field is used as the source value. The source value is a 16-bit aligned address, which provides the following syntax for the LP instruction:

```
LP<.cc> u7 (b = ignored, u7 = source.
if cc false pc = pc + u7;
if cc true aux_reg[LP_END] = pc + u7 and aux_reg[LP_START] = next_pc)
```

### Auxiliary Register Operations

The access to the auxiliary register set is accomplished with the special load register and store register instructions (LR and SR). They work in a similar way to the normal load and store instructions except that the access is accomplished in a single cycle due to the fact that address computation is not carried out and the scoreboard unit is not used. The LR and SR instruction do not cause stalls like the normal load and store instructions but in the same cases that arithmetic and logic instructions would cause a stall.
Access to the auxiliary registers are limited to 32 bit (long word) only and the instructions are not conditional.

**Table 40 Auxiliary Register Operations**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR</td>
<td>b ← aux.reg[c]</td>
<td>load from auxiliary register</td>
</tr>
<tr>
<td>SR</td>
<td>aux.reg[c] ← b</td>
<td>store to auxiliary register</td>
</tr>
</tbody>
</table>

**Load from Auxiliary Register**

The load from auxiliary register instruction, LR, has one source and one destination register. The LR instruction is not a conditional instruction and uses the General Operations Register-Register format on page 142, the General Operations Register with Unsigned 6-bit Immediate format on page 143, and the General Operations Register with Signed 12-bit Immediate format on page 143 to provide the following syntax:

- LR b,[c]
- LR b,[limm]
- LR b,[u6]
- LR b,[s12]

**Store to Auxiliary Register**

The store to auxiliary register instruction, SR, has two source registers only. The SR instruction is not a conditional instruction and uses the General Operations Register-Register format on page 142, the General Operations Register with Unsigned 6-bit Immediate format on page 143, and the General Operations Register with Signed 12-bit Immediate format on page 143 to provide the following syntax:

- SR b,[c]
- SR b,[limm] \((c=\text{limm})\)
- SR b,[u6]
- SR b,[s12]
- SR limm,[c] \((b=\text{limm})\)
- SR limm,[s12] \((b=\text{limm})\)

**Load/Store Instructions**

The transfer of data to and from memory is accomplished with the load and store commands (LD, ST). It is possible for these instructions to write the result of the address computation back to the address source register, pre or post calculation. This is accomplished with the optional address write-back suffixes: .A or .AW (register updated pre memory transaction), and .AB (register updated post memory transaction). Addresses are interpreted as byte addresses unless the scaled address mode is used, as indicated by the address suffix .AS. The scaled address mode does not write back the result of the address calculation to the address source register.
NOTE  Using the scaled address mode with 8-bit data size (LDB.AS or STB.AS) has undefined behavior and should not be used.

If the offset is not required during a load or store, the value encoded will be set to 0.

The size of the data for a Load or Store is indicated by Load-Byte instruction (LDB), Load-Word instruction (LDW), Store-Byte instruction (STB) and Store-Word instruction (STW). LD or ST with no size suffix indicates 32-bit data. Byte and word loads are zero or sign extended to 32-bits by using the sign extend suffix: .X. Note that using the sign extend suffix on the LD instruction with a 32-bit data size is undefined and should not be used.

Loads are passed to the memory controller with the appropriate address, and the register that is the destination of the load is tagged to indicate that it is waiting for a result, as loads take a minimum of one cycle to complete. If an instruction references the tagged register before the load has completed, the pipeline will stall until the register has been loaded with the appropriate value. For this reason it is not recommended that loads be immediately followed by instructions that reference the register being loaded. Delayed loads from memory will take a variable amount of time depending upon the presence of cache and the type of memory that is available to the memory controller. Consequently, the number of instructions to be executed in between the load and the instruction using the register will be application specific.

Stores are passed to the memory controller, which will store the data to memory when it is possible to do so. The pipeline may be stalled if the memory controller cannot accept any more buffered store requests.

If a data-cache is available in the memory controller, the load and store instructions can bypass the use of that cache. When the suffix .DI is used the cache is bypassed and the data is loaded directly from or stored directly to the memory. This is particularly useful for shared data structures in main memory, for the use of memory-mapped I/O registers, or for bypassing the cache to stop the cache being updated and overwriting valuable data that has already been loaded in that cache.

NOTE  The implemented system may have extensions or customizations in this area, please see associated documentation.

Load

Unlike basecase ALU operations, the load instruction cannot target a long immediate value as the target register. Two syntaxes are available depending on how the address is calculated: register-register and register-offset. The syntax for the load instruction is:

LD<zz><.x><.aa><.di>  a,[b]  \(\text{(uses } ld \ a,\{b,0\}\text{)}\)

LD<zz><.x><.aa><.di>  a,[b,s9]

LD<zz><.x><.di>  a,[limm,s9]  \(\text{(Redundant format, use } ld \ a,\{\text{limm}\}\text{)}\)

LD<zz><.x><.di>  a,[limm]  \(\text{ (= } ld \ a,\{\text{limm},0\}\text{)}\)

LD<zz><.x><.aa><.di>  a,[b,c]

LD<zz><.x><.aa><.di>  a,[b,limm]

LD<zz><.x><.di>  a,[limm,c]

LD<zz><.x><.aa><.di>  0,[b,s9]  \(\text{(Prefetch)}\)

LD<zz><.x><.di>  0,[limm, s9]  \(\text{(Redundant format)}\)
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD&lt;z&gt;,x&lt;.d&gt;</td>
<td>0,[limm]</td>
<td>(Prefetch)</td>
</tr>
<tr>
<td>LD&lt;z&gt;,x&lt;.a&gt;&lt;.d&gt;</td>
<td>0,[b,c]</td>
<td>(Prefetch)</td>
</tr>
<tr>
<td>LD&lt;z&gt;,x&lt;.a&gt;&lt;.d&gt;</td>
<td>0,[b,limm]</td>
<td>(Prefetch)</td>
</tr>
<tr>
<td>LD&lt;z&gt;,x&lt;.d&gt;</td>
<td>0,[limm,c]</td>
<td>(Prefetch)</td>
</tr>
<tr>
<td>LD_S</td>
<td>a, [b, c]</td>
<td></td>
</tr>
<tr>
<td>LDB_S</td>
<td>a, [b, c]</td>
<td></td>
</tr>
<tr>
<td>LDW_S</td>
<td>a, [b, c]</td>
<td></td>
</tr>
<tr>
<td>LD_S</td>
<td>c, [b, u7]</td>
<td>(u7 offset is 32-bit aligned)</td>
</tr>
<tr>
<td>LDB_S</td>
<td>c, [b, u5]</td>
<td></td>
</tr>
<tr>
<td>LDW_S&lt;.x&gt;</td>
<td>c, [b, u6]</td>
<td>(u6 offset is 16-bit aligned)</td>
</tr>
<tr>
<td>LD_S</td>
<td>b, [SP, u7]</td>
<td>(u7 offset is 32-bit aligned)</td>
</tr>
<tr>
<td>LDB_S</td>
<td>b, [SP, u7]</td>
<td>(u7 offset is 32-bit aligned)</td>
</tr>
<tr>
<td>LD_S</td>
<td>r0, [GP, s11]</td>
<td>(s11 offset is 32-bit aligned)</td>
</tr>
<tr>
<td>LDB_S</td>
<td>r0, [GP, s9]</td>
<td></td>
</tr>
<tr>
<td>LDW_S</td>
<td>r0, [GP, s10]</td>
<td>(s10 offset is 16-bit aligned)</td>
</tr>
<tr>
<td>LD_S</td>
<td>b, [PCL, u10]</td>
<td>(u10 offset is 32-bit aligned)</td>
</tr>
</tbody>
</table>

**Prefetch**

The PREFETCH instruction is provided as a synonym for a particular encoding of the LD instruction. The PREFETCH instruction is used to initiate a data cache load without writing to any core register.

The syntax for the PREFETCH instruction is:

- PREFETCH<.aa> [b,s9] (= ld<.aa> 0,[b,s9])
- PREFETCH [limm,s9] (Redundant format, use PREFETCH [limm])
- PREFETCH [limm] (= ld 0,[limm])
- PREFETCH<.aa> [b,c] (= ld<.aa> 0,[b,c])
- PREFETCH<.aa> [b,limm] (= ld<.aa> 0,[b,limm])
- PREFETCH [limm,c] (= ld<.aa> 0,[limm,c])

**Store Register with Offset**

Store register+offset instruction syntax:

- ST<z>,a<.d> c,[b] | (use st c,[b,0]) |
- ST<z>,a<.d> c,[b,s9] |
- ST<z>,c<.d> c,[limm] | (= st c,[limm,0]) |
- ST<z>,a<.d> limm,[b,s9] |
- ST_S b, [SP, u7] | (u7 offset is 32-bit aligned) |
- STB_S b, [SP, u7] | (u7 offset is 32-bit aligned) |
ARCompact Extension Instructions

Instruction Set Summary

ST_S c, [b, u7]  \( (u7 \text{ offset is } 32\text{-bit aligned}) \)
STB_S c, [b, u5]
STW_S c, [b, u6]  \( (u6 \text{ offset is } 16\text{-bit aligned}) \)

Stack Pointer Operations

The ARCompact based processor provides stack pointer functionality through the use of the stack pointer core register (SP). Push and pop operations are provided through normal Load and Store operations in the 32-bit instruction set, and specific instructions in the 16-bit instruction set. The instructions syntax for push operations on the stack is:

ST.AW c, [SP,-4] \( (Push \ c \ \text{onto the stack}) \)
PUSH_S b \( (Push \ b \ \text{onto the stack}) \)
PUSH_S BLINK \( (Push \ \text{BLINK} \ \text{onto the stack}) \)

The instructions syntax for pop operations on the stack is:

LD.AB a, [SP,+4] \( (Pop \ \text{top item of stack to } a) \)
POP_S b \( (Pop \ \text{top item of stack to } b) \)
POP_S BLINK \( (Pop \ \text{top item of stack to } \text{BLINK}) \)

The following instructions are also available in 16-bit instruction format, for working with the stack:

LD_S, LDB_S, ST_S, STB_S, ADD_S, SUB_S, MOV_S, and CMP_S.

Atomic Exchange

An atomic exchange operation, EX, is provided as a primitive for multiprocessor synchronization allowing the creation of semaphores in shared memory.

Two forms are provided: an uncached form (using the .DI directive) for synchronization between multiple processors, and a cached form for synchronization between processes on a single-processor system.

The EX instruction exchanges the contents of the specified memory location with the contents of the specified register. This operation is atomic in that the memory system ensures that the memory read and memory write cannot be separated by interrupts or by memory accesses from another processor.

The instruction syntax for the atomic exchange instruction is:

EX<.di> b, [c]
EX<.di> b, [limm]
EX<.di> b, [u6]

ARCompact Extension Instructions

These operations are generally of the form \( a \leftarrow b \ op \ c \) where the destination (a) is replaced by the result of the operation (op) on the operand sources (b and c). All extension instructions can be conditional or set the flags or both.
Syntax for Generic Extension Instructions

If the destination register is set to an absolute value of "0" then the result is discarded and the operation acts like a NOP instruction. A long immediate (limm) value can be used for either source operand 1 or source operand 2. The generic extension instruction format is:

```
op<.f>   a,b,c

op<.f>    a,b,u6

op<.f>    b,b,s12

op<.cc><.f> b,b,c

op<.cc><.f> b,b,u6

op<.f> a,limm,c  (if b=limm)

op<.f> a,limm,u6

op<.f> 0,limm,s12

op<.cc><.f> 0,limm,c

op<.cc><.f> 0,limm,u6

op<.f> a,b,limm  (if c=limm)

op<.cc><.f> b,b,limm

op<.f> a,limm,limm  (if b=c=limm)

op<.cc><.f> 0,limm,limm

op<.f> 0,b,c  (if a=0)

op<.f> 0,b,u6

op<.f> 0,limm,c  (if a=0, b=limm)

op<.f> 0,limm,u6

op<.f> 0,b,limm  (if a=0, c=limm)

op<.f> 0,limm,limm  (if a=0, b=c=limm)

op_S b,b,c
```

Syntax for Single Operand Extension Instructions

Single source operand instructions are supported for extension instructions. Single operand instruction syntax is:

```
op<.f>    b,c

op<.f>    b,u6

op<.f>    b,limm

op<.f>    0,c

op<.f>    0,u6

op<.f>    0,limm

op_S     b,c
```
Syntax for Zero Operand Extension Instructions
Zero operand instruction syntax is:

- `op<f>  c`
- `op<f>  u6`
- `op<f>  limm`
- `op_S`

Optional Instructions Library

The optional instructions library consists of a number of components that can be used to add functionality to the ARCTangent-A5 processor. These components are function units, which are interfaced to the ARCTangent-A5 processor through the use of extension instructions or registers.

The optional instructions library consists of a number of components that can be used to add functionality to the ARC 600 processor. These components are function units, which are interfaced to the ARC 600 processor through the use of extension instructions or registers.

The Normalize and Swap instructions are built in to the ARC 700 processor. The multiply instruction, however, is optional.

Summary of Optional Instructions Library

The library currently consists of the following components:

- 32 bit Multiplier
- Normalize (find-first-bit) instruction
- Swap instruction

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL64</td>
<td><img src="image1" alt="Diagram" /></td>
<td>Signed 32x32 Multiply</td>
</tr>
<tr>
<td>MULU64</td>
<td><img src="image2" alt="Diagram" /></td>
<td>Unsigned 32x32 Multiply</td>
</tr>
</tbody>
</table>
Table 42 Dual Operand Optional Instructions for ARC 700

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPY</td>
<td>b c</td>
<td>32 X 32 signed multiply</td>
</tr>
<tr>
<td>MPYH</td>
<td>b c</td>
<td>32 X 32 signed multiply</td>
</tr>
<tr>
<td>MPYHU</td>
<td>b c</td>
<td>32 X 32 unsigned multiply</td>
</tr>
<tr>
<td>MPYU</td>
<td>b c</td>
<td>32 X 32 unsigned multiply</td>
</tr>
</tbody>
</table>

Table 43 Single Operand Optional Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NORM</td>
<td>src dest</td>
<td>Normalize (find-first-bit)</td>
</tr>
<tr>
<td>SWAP</td>
<td>src dest</td>
<td>Exchange upper and lower 16 bits</td>
</tr>
</tbody>
</table>

Multiply 32 X 32, Special Result Registers

The scoreboarded 32x32 multiplier performs signed or unsigned multiply. The full 64-bit result is available to be read from special result registers in the core register set. The middle 32 bits of the 64-bit result are also available. The multiply is scoreboarded in such a way that if a multiply is being carried out, and if one of the result registers is required by another ARCompact based instruction, the processor will stall until the multiply has finished. The destination is always ignored for the multiply instruction and thus the syntax for the multiply instructions can optionally supply a "0" as the destination register. Two instructions are provided to perform either a 32x32 signed multiply (MUL64) or a 32x32 unsigned multiply (MULU64).

Register-Register (MUL64 & MULU64)

The General Operations Register-Register format on page 142 is implemented for the multiply instructions. The destination register is always encoded as an immediate operand. The following redundant syntax formats are provided for the multiply instructions:

MUL64 <0, b,c>  
(a = limm, b = source 1, c = source 2. Redundant format see Conditional Register format on page 122)
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,limm</td>
<td>(a = \text{limm}, b \text{ limm}, c = \text{source 2}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,c</td>
<td>(a = \text{limm}, b = \text{source 1}, c = \text{limm}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,limm</td>
<td>(a = \text{limm}, b = \text{limm}, c = \text{limm}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,c</td>
<td>(a = \text{limm}, b = \text{source 1}, c = \text{source 2}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,limm</td>
<td>(a = \text{limm}, b = \text{limm}, c = \text{source 2}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,c</td>
<td>(a = \text{limm}, b = \text{source 1}, c = \text{limm}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,limm</td>
<td>(a = \text{limm}, b = \text{limm}, c = \text{limm}. \text{Redundant format see Conditional Register format on page 122})</td>
</tr>
</tbody>
</table>

**Register with Unsigned 6-bit Immediate (MUL64 & MULU64)**

The General Operations Register with Unsigned 6-bit Immediate format on page 143 is implemented for the multiply instructions. The destination register is always encoded as an immediate operand. The following redundant syntax formats are provided for the multiply instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,u6</td>
<td>(a = \text{limm}, b = \text{source 1}, u6 = \text{source 2}. \text{Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 123})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,u6</td>
<td>(a = \text{limm}, b = \text{limm}, u6 = \text{source 2}. \text{Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 123})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,u6</td>
<td>(a = \text{limm}, b = \text{source 1}, u6 = \text{source 2}. \text{Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 123})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,u6</td>
<td>(a = \text{limm}, b = \text{limm}, u6 = \text{source 2}. \text{Redundant format see Conditional Register with Unsigned 6-bit Immediate format on page 123})</td>
</tr>
</tbody>
</table>

**Register with Signed 12-bit Immediate (MUL64 & MULU64)**

The General Operations Register with Signed 12-bit Immediate format on page 143 provides the following syntax for the multiply instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,s12</td>
<td>(b = \text{source 1}, s12 = \text{source 2})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,s12</td>
<td>(b = \text{limm}, s12 = \text{source 2})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,s12</td>
<td>(b = \text{source 1}, s12 = \text{source 2})</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,s12</td>
<td>(b = \text{limm}, s12 = \text{source 2})</td>
</tr>
</tbody>
</table>

**Conditional Register (MUL64 & MULU64)**

The General Operations Conditional Register format on page 143 provides the following syntax for the multiply instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL64&lt;.cc&gt;</td>
<td>&lt;0,&gt;b,c</td>
<td>(b = \text{source 1}, c = \text{source 2})</td>
</tr>
</tbody>
</table>
Conditional Register with Unsigned 6-bit Immediate (MUL64 & MULU64)

The General Operations Conditional Register with Unsigned 6-bit Immediate format on page 144 provides the following syntax for the multiply instructions:

MUL64<.cc> <0,>b,u6  \( (b = \text{source 1}, \ u6 = \text{source 2}) \)
MUL64<.cc> <0,>b,limm,u6  \( (b = \text{limm}, \ u6 = \text{source 2}. \text{Not useful format}) \)

16-bit Instruction, Multiply (MUL64 & MULU64)

The unsigned multiply operation does not have a 16-bit instruction equivalent. The General Register Format Instructions, 0x0F, [0x00 - 0x1F] format on page 157 provides the following syntax for the signed multiply

MUL64_S <0,>b,c

Multiply 32 X 32, Any Result Register

The scoreboarded 32x32 multiplier performs signed or unsigned multiply. The higher or lower 32-bit portion of the full 64-bit result can be written to any core register. The multiply is scoreboarded in such a way that if a multiply is being carried out, and if the result registers is required by another ARCompact based instruction, the processor will stall until the multiply has finished. Four instructions are provided to perform the 32x32 multiply and write either the signed low (MPY), signed high (MPYH), unsigned low (MPYU) or unsigned high (MPYHU) result into a specified core register.

The syntax for the multiply instruction is:

MPYH<.f>    a,b,c
MPYH<.f>    a,b,u6
MPYH<.f>    b,b,s12
MPYH<.cc><.f>  b,b,c
MPYH<.cc><.f>  b,b,u6
MPYH<.f>    a,limm,c
MPYH<.f>    a,b,limm
MPYH<.cc><.f>  b,b,limm
MPYH<.f>    0,b,c
MPYH<.f>    0,b,u6
MPYH<.cc><.f>  0,limm,c
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>a,b,c</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>a,b,u6</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>b,b,s12</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,c</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,u6</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>a,limm,c</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>a,b,limm</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,limm</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>0,b,c</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.f&gt;</code></td>
<td><code>0,b,u6</code></td>
</tr>
<tr>
<td><code>MPYH&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>0,limm,c</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>a,b,c</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>a,b,u6</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>b,b,s12</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,c</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,u6</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>a,limm,c</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>a,b,limm</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,limm</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>0,b,c</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.f&gt;</code></td>
<td><code>0,b,u6</code></td>
</tr>
<tr>
<td><code>MPYU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>0,limm,c</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.f&gt;</code></td>
<td><code>a,b,c</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.f&gt;</code></td>
<td><code>a,b,u6</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.f&gt;</code></td>
<td><code>b,b,s12</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,c</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,u6</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.f&gt;</code></td>
<td><code>a,limm,c</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.f&gt;</code></td>
<td><code>a,b,limm</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.cc&gt;&lt;.f&gt;</code></td>
<td><code>b,b,limm</code></td>
</tr>
<tr>
<td><code>MPYHU&lt;.f&gt;</code></td>
<td><code>0,b,c</code></td>
</tr>
</tbody>
</table>
The NORM instruction gives the normalization integer for the signed value in the operand. The normalization integer is the amount by which the operand should be shifted left to normalize it as a 32-bit signed integer. To find the normalization integer of a 32-bit register by using software without a NORM instruction, requires many ARCompact based instruction cycles.

Uses for the NORM instruction include:

- Acceleration of single bit shift division code, by providing a fast 'early out' option.
- Reciprocal and multiplication instead of division
- Reciprocal square root and multiplication instead of square root

The syntax for the normalize instruction is:

- `NORM<.f> b,c`
- `NORM<.f> b,u6`
- `NORM<.f> b,limm`
- `NORM<.f> 0,c`
- `NORM<.f> 0,u6`
- `NORM<.f> 0,limm`

The swap instruction is a very simple extension that can be used with the multiply-accumulate block. It exchanges the upper and lower 16-bit of the source value, and stores the result in a register. This is useful to prepare values for multiplication, since the multiply-accumulate block takes its 16-bit source values from the upper 16 bits of the 32-bit values presented.

The syntax for the swap instruction is:

- `SWAP<.f> b,c`
- `SWAP<.f> b,u6`
- `SWAP<.f> b,limm`
- `SWAP<.f> 0,c`
Extended Arithmetic Library

The extended arithmetic instruction library consists of a number of components that can be used to add functionality to the ARCtangent-A5 processor. These components are function units, which are interfaced to the ARCtangent-A5 processor through the use of extension instructions or registers.

The extended arithmetic instruction library consists of a number of components that can be used to add functionality to the ARC 600 processor. These components are function units, which are interfaced to the ARC 600 processor through the use of extension instructions or registers.

The extensions library is built in to the ARC 700 processor.

The extended arithmetic instructions are targeted at telephony applications requiring bit-accuracy for speech coders and audio applications requiring extended precision.

Summary of Extended Arithmetic Library Instructions

The following notation is used for the operation of the extended arithmetic instructions.

Table 44 Extended Arithmetic Operation Notation

<table>
<thead>
<tr>
<th>Notation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>operand.high</td>
<td>The top 16-bits of the operand.</td>
</tr>
<tr>
<td>operand.low</td>
<td>The bottom 16-bits of the operand.</td>
</tr>
<tr>
<td>function(operand).high</td>
<td>The high part of the result of the function.</td>
</tr>
<tr>
<td>accumulator.high</td>
<td>The high part of the accumulator.</td>
</tr>
<tr>
<td>rnd16(operand)</td>
<td>= round operand to 16-bits</td>
</tr>
<tr>
<td>sat16(operand)</td>
<td>= saturate operand to 16-bits</td>
</tr>
<tr>
<td>sat32(operand)</td>
<td>= saturate operand to 32-bits</td>
</tr>
<tr>
<td>An</td>
<td>Internal accumulator n</td>
</tr>
</tbody>
</table>

Table 45 Extended Arithmetic Dual Operand Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDS</td>
<td>( a \leftarrow \text{sat}_{32}(b+c) )</td>
<td>Add and saturate.</td>
</tr>
<tr>
<td>SUBS</td>
<td>( a \leftarrow \text{sat}_{32}(b-c) )</td>
<td>Subtract and saturate.</td>
</tr>
<tr>
<td>DIVAW</td>
<td>( b_\text{temp} \leftarrow b&lt;&lt;1 )</td>
<td>Division assist.</td>
</tr>
<tr>
<td></td>
<td>if ((b_\text{temp} &gt;&gt;=c))</td>
<td></td>
</tr>
<tr>
<td></td>
<td>( a \leftarrow ((b_\text{temp}_c)+1) )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>else ( a \leftarrow b )</td>
<td></td>
</tr>
<tr>
<td>ASLS</td>
<td>( a \leftarrow \text{sat}_{32}(b&lt;&lt;c) )</td>
<td>Arithmetic shift left and saturate. Supports negative shift values for right shift.</td>
</tr>
<tr>
<td>ASRS</td>
<td>( a \leftarrow \text{sat}_{32}(b&gt;&gt;c) )</td>
<td>Arithmetic shift right and saturate. Supports -ve shift values for left shift.</td>
</tr>
</tbody>
</table>
### Instruction Set Summary

#### Extended Arithmetic Library

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDSDW</td>
<td>a ← sat(<em>{16}(b\text{.high}+c\text{.high})): sat(</em>{16}(b\text{.low}+c\text{.low}))</td>
<td>Dual 16-bit add and saturate.</td>
</tr>
<tr>
<td>SUBSDW</td>
<td>a ← sat(<em>{16}(b\text{.high}-c\text{.high})): sat(</em>{16}(b\text{.low}-c\text{.low}))</td>
<td>Dual 16-bit subtract and saturate.</td>
</tr>
</tbody>
</table>

**Table 46 Extended Arithmetic Single Operand Instructions**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAT16</td>
<td>b ← sat(_{16}(c))</td>
<td>Saturate 32-bit input to 16-bits</td>
</tr>
<tr>
<td>RND16</td>
<td>b ← sat(_{32}(c+0x00008000))&amp;0xffff0000</td>
<td>Round 32-bit input to 16-bits</td>
</tr>
<tr>
<td>ABSSW</td>
<td>b ← sat(_{16}(\text{abs}(c\text{.low})))</td>
<td>Absolute value of 16-bit input</td>
</tr>
<tr>
<td>ABSS</td>
<td>b ← sat(_{32}(\text{abs}(c)))</td>
<td>Absolute value of 32-bit input</td>
</tr>
<tr>
<td>NEGSW</td>
<td>b ← sat(_{16}(\text{neg}(c\text{.low})))</td>
<td>Negate and saturate 16-bit input</td>
</tr>
<tr>
<td>NEGS</td>
<td>b ← sat(_{32}(\text{neg}(c)))</td>
<td>Negate and saturate 32-bit input</td>
</tr>
</tbody>
</table>

### Add with Saturation

The ADD instruction is extended to provide saturation logic. A dual-word form is also provided. The syntax for ADDS is:

- **ADDS**\(<.f>\) a,b,c
- **ADDS**\(<.f>\) b,b,u6
- **ADDS**\(<.f>\) c,b,s12
- **ADDS**\(<.cc><.f>\) b,b,c
- **ADDS**\(<.cc><.f>\) b,b,u6
- **ADDS**\(<.f>\) a,limm,c
- **ADDS**\(<.f>\) a,b,limm
- **ADDS**\(<.cc><.f>\) b,b,limm
- **ADDS**\(<.f>\) 0,b,c
- **ADDS**\(<.f>\) 0,b,u6
- **ADDS**\(<.f>\) 0,b,limm
- **ADDS**\(<.cc><.f>\) 0,limm,c

- **ADDSDW**\(<.f>\) a,b,c
- **ADDSDW**\(<.f>\) b,b,u6
- **ADDSDW**\(<.f>\) c,b,s12
- **ADDSDW**\(<.cc><.f>\) b,b,c
- **ADDSDW**\(<.cc><.f>\) b,b,u6
- **ADDSDW**\(<.f>\) a,limm,c
- **ADDSDW**\(<.f>\) a,b,limm
### Subtract with Saturation

The SUB instruction is extended to provide saturation logic. A dual-word form is also provided. The syntax for SUBS is:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>a, b, c</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>b, b, u6</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>c, b, s12</td>
</tr>
<tr>
<td>SUBS&lt;.cc&gt;&lt;.f&gt;</td>
<td>b, b, c</td>
</tr>
<tr>
<td>SUBS&lt;.cc&gt;&lt;.f&gt;</td>
<td>b, b, u6</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>a, limm, c</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>a, b, limm</td>
</tr>
<tr>
<td>SUBS&lt;.cc&gt;&lt;.f&gt;</td>
<td>b, b, limm</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>0, b, c</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>0, b, u6</td>
</tr>
<tr>
<td>SUBS&lt;.f&gt;</td>
<td>0, b, limm</td>
</tr>
<tr>
<td>SUBS&lt;.cc&gt;&lt;.f&gt;</td>
<td>0, limm, c</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>a, b, c</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>b, b, u6</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>c, b, s12</td>
</tr>
<tr>
<td>SUBSDW&lt;.cc&gt;&lt;.f&gt;</td>
<td>b, b, c</td>
</tr>
<tr>
<td>SUBSDW&lt;.cc&gt;&lt;.f&gt;</td>
<td>b, b, u6</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>a, limm, c</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>a, b, limm</td>
</tr>
<tr>
<td>SUBSDW&lt;.cc&gt;&lt;.f&gt;</td>
<td>b, b, limm</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>0, b, c</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>0, b, u6</td>
</tr>
<tr>
<td>SUBSDW&lt;.f&gt;</td>
<td>0, b, limm</td>
</tr>
<tr>
<td>SUBSDW&lt;.cc&gt;&lt;.f&gt;</td>
<td>0, limm, c</td>
</tr>
</tbody>
</table>
**Negate with Saturation**

The negate instruction is extended to provide saturation logic. A single-word form is also provided. The syntax for NEGS is:

- NEGSW<.f> b,c
- NEGSW<.f> b,u6
- NEGSW<.f> b,limm
- NEGS<.f> 0,c
- NEGS<.f> 0,u6
- NEGS<.f> 0,limm

**Absolute with Saturation**

The absolute instruction returns the absolute value of a number and saturates. A single-word form is also provided. The syntax for ABSS is:

- ABSSW<.f> b,c
- ABSSW<.f> b,u6
- ABSSW<.f> b,limm
- ABSS<.f> 0,c
- ABSS<.f> 0,u6
- ABSS<.f> 0,limm
Round
The round instruction, RND16, rounds to a 16-bit number. The syntax for RND16 is:

RND16<.f> b,c
RND16<.f> b,u6
RND16<.f> b,limm
RND16<.f> 0,c
RND16<.f> 0,u6
RND16<.f> 0,limm

Saturate
The saturate instruction, SAT16, provides the saturated value of a 16-bit number. The syntax for SAT16 is:

SAT16<.f> b,c
SAT16<.f> b,u6
SAT16<.f> b,limm
SAT16<.f> 0,c
SAT16<.f> 0,u6
SAT16<.f> 0,limm

Positive/Negative Barrel Shift with Saturation
Shift instructions operate with both positive and negative shifts (reverse shift) and provide saturation according to ETSI/ITU-T definitions. The syntax for the positive and negative shifts is:

ASLS<.f> a,b,c
ASLS<.f> b,b,u6
ASLS<.f> c,b,s12
ASLS<.cc><.f> b,b,c
ASLS<.cc><.f> b,b,u6
ASLS<.f> a,limm,c
ASLS<.f> a,b,limm
ASLS<.cc><.f> b,b,limm
ASLS<.f> 0,b,c
ASLS<.f> 0,b,limm
ASLS<.cc><.f> 0,b,limm
ASLS<.cc><.f> 0,limm,c

ASRS<.f> a,b,c
Division Assist

DIVAW is a division accelerator used in the division algorithm as described by the ITU and ETSI. Repeated execution of DIVAW fifteen times implements a 16-bit conditional add-subtract division algorithm. The syntax for the DIVAW instruction is:

- ASRS<.f> b,b,u6
- ASRS<.f> c,b,s12
- ASRS<.cc><.f> b,b,c
- ASRS<.cc><.f> b,b,u6
- ASRS<.f> a,limm,c
- ASRS<.f> a,b,limm
- ASRS<.cc><.f> b,b,limm
- ASRS<.f> 0,b,c
- ASRS<.f> 0,b,u6
- ASRS<.f> 0,b,limm
- ASRS<.cc><.f> 0,limm,c

- DIVAW<.f> a,b,c
- DIVAW<.f> b,b,u6
- DIVAW<.f> c,b,s12
- DIVAW<.cc><.f> b,b,c
- DIVAW<.cc><.f> b,b,u6
- DIVAW<.f> a,limm,c
- DIVAW<.f> a,b,limm
- DIVAW<.cc><.f> b,b,limm
- DIVAW<.f> 0,b,c
- DIVAW<.f> 0,b,u6
- DIVAW<.f> 0,b,limm
- DIVAW<.cc><.f> 0,limm,c
This page is intentionally left blank.
Chapter 6 — 32-bit Instruction Formats
Reference

This chapter shows the available encoding formats for the 32-bit instructions. Some encodings define instructions that are also defined in other encoding formats. Instruction Set Summary on page 93 lists and notes the redundant formats. The processor implements all redundant encoding formats. A listing of syntax and encoding that excludes the redundant formats is contained in Instruction Set Details on page 173.

A complete list of the major opcodes is shown in Table 47 on page 133.

Table 47 Major opcode Map, 32-bit and 16-Bit instructions

<table>
<thead>
<tr>
<th>Major Opcode</th>
<th>Instruction and/or type</th>
<th>Notes</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Bcc</td>
<td>Branch</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x01</td>
<td>BLcc, BRcc</td>
<td>Branch and link conditional</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x02</td>
<td>LD register + offset</td>
<td>Delayed load</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x03</td>
<td>ST register + offset</td>
<td>Buffered store</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x04</td>
<td>op a,b,c</td>
<td>ARC 32-bit basecase instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x05</td>
<td>op a,b,c</td>
<td>ARC 32-bit extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x06</td>
<td>op a,b,c</td>
<td>ARC 32-bit extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x07</td>
<td>op a,b,c</td>
<td>User 32-bit extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x08</td>
<td>op a,b,c</td>
<td>User 32-bit extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x09</td>
<td>op &lt;market specific&gt;</td>
<td>ARC market-specific extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x0A</td>
<td>op &lt;market specific&gt;</td>
<td>ARC market-specific extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x0B</td>
<td>op &lt;market specific&gt;</td>
<td>ARC market-specific extension instructions</td>
<td>32-bit</td>
</tr>
<tr>
<td>0x0C</td>
<td>LD_S / LDB_S / LDW_S / ADD_S a,b,c</td>
<td>Load/add register-register</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x0D</td>
<td>ADD_S / SUB_S / ASL_S / LSR_S c,b,u3</td>
<td>Add/sub/shift immediate</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x0E</td>
<td>MOV_S / CMP_S / ADD_S b,h / b,b,h</td>
<td>One dest/source can be any of r0-r63</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x0F</td>
<td>op_S b,b,c</td>
<td>General ops/ single ops</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x10</td>
<td>LD_S c, [u7]</td>
<td>Delayed load (32-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x11</td>
<td>LDB_S c, [u5]</td>
<td>Delayed load (8-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x12</td>
<td>LDW_S c, [u6]</td>
<td>Delayed load (16-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x13</td>
<td>LDW_S, X c, [u6]</td>
<td>Delayed load (16-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x14</td>
<td>ST_S c, [u7]</td>
<td>Buffered store (32-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x15</td>
<td>STB_S c, [u5]</td>
<td>Buffered store (8-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x16</td>
<td>STW_S c, [u6]</td>
<td>Buffered store (16-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x17</td>
<td>OP_S b,b,u5</td>
<td>Shift/subtract/bit ops</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x18</td>
<td>LD_S / LDB_S / ST_S / STB_S / ADD_S / PUSH_S / POP_S</td>
<td>Sp-based instructions</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x19</td>
<td>LD_S / LDW_S / LDB_S / ADD_S</td>
<td>Gp-based ld/add (data aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x1A</td>
<td>LD_S b, [PCL, u10]</td>
<td>Pcl-based ld (32-bit aligned offset)</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x1B</td>
<td>MOV_S b, u8</td>
<td>Move immediate</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x1C</td>
<td>ADD_S / CMP_S b,u7</td>
<td>Add/compare immediate</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x1D</td>
<td>BRcc_S b, 0, s8</td>
<td>Branch conditionally on reg z/nz</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x1E</td>
<td>Bcc_S s10/s7</td>
<td>Branch conditionally</td>
<td>16-bit</td>
</tr>
<tr>
<td>0x1F</td>
<td>BL_S s13</td>
<td>Branch and link unconditionally</td>
<td>16-bit</td>
</tr>
</tbody>
</table>
Encoding Notation

This chapter shows the full encoding details along with the shortened form, represented by a set of characters, used in Instruction Set Details on page 173. The list of syntax conventions is shown in Table 28 on page 93.

All fields that correspond to an instruction word for a particular format are shown. Fields that have pre-defined values assigned to them are illustrated, and fields that are encoded by the assembler are represented as letters.

The notation used for the encoding is shown in Table 48 on page 134 and Table 49 on page 134.

Table 48 Key for 32-bit Addressing Modes and Encoding Conventions

<table>
<thead>
<tr>
<th>Encoding Character</th>
<th>Encoding Field</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>I[4:0]</td>
<td>instruction major opcode</td>
</tr>
<tr>
<td>i</td>
<td>i[n:0]</td>
<td>instruction sub-opcode</td>
</tr>
<tr>
<td>A</td>
<td>A[5:0]</td>
<td>destination register</td>
</tr>
<tr>
<td>b</td>
<td>B[2:0]</td>
<td>lower bits source/destination register</td>
</tr>
<tr>
<td>B</td>
<td>B[5:3]</td>
<td>upper bits source/destination register</td>
</tr>
<tr>
<td>C</td>
<td>C[5:0]</td>
<td>source/destination register</td>
</tr>
<tr>
<td>Q</td>
<td>Q[4:0]</td>
<td>condition code</td>
</tr>
<tr>
<td>u</td>
<td>U[n:0]</td>
<td>unsigned immediate (number is bit field size)</td>
</tr>
<tr>
<td>s</td>
<td>S[n:0]</td>
<td>lower bits signed immediate (number is bit field size)</td>
</tr>
<tr>
<td>S</td>
<td>S[m:n+1]</td>
<td>upper bits signed immediate (number is bit field size)</td>
</tr>
<tr>
<td>T</td>
<td>S[24:21]</td>
<td>upper bits signed immediate (branch unconditionally far)</td>
</tr>
<tr>
<td>P</td>
<td>P[1:0]</td>
<td>operand format</td>
</tr>
<tr>
<td>M</td>
<td>M</td>
<td>conditional instruction operand mode</td>
</tr>
<tr>
<td>N</td>
<td>N</td>
<td>&lt;.d&gt; delay slot mode</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
<td>Flag Setting</td>
</tr>
<tr>
<td>R</td>
<td>R</td>
<td>Reserved</td>
</tr>
<tr>
<td>D</td>
<td>Di</td>
<td>&lt;.di&gt; direct data cache bypass</td>
</tr>
<tr>
<td>A</td>
<td>A</td>
<td>&lt;.aa&gt; address writeback mode</td>
</tr>
<tr>
<td>Z</td>
<td>Z</td>
<td>&lt;.zz&gt; data size</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>&lt;.x&gt; sign extend</td>
</tr>
</tbody>
</table>

Table 49 Key for 16-bit Addressing Modes and Encoding Conventions

<table>
<thead>
<tr>
<th>Encoding Character</th>
<th>Encoding Field</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>I[4:0]</td>
<td>instruction major opcode</td>
</tr>
<tr>
<td>i</td>
<td>i[n:0]</td>
<td>instruction sub-opcode</td>
</tr>
<tr>
<td>a</td>
<td>a[2:0]</td>
<td>source/destination register (r0-3,r12-15)</td>
</tr>
<tr>
<td>b</td>
<td>b[2:0]</td>
<td>source/destination register (r0-3,r12-15)</td>
</tr>
<tr>
<td>c</td>
<td>c[2:0]</td>
<td>source/destination register (r0-3,r12-15)</td>
</tr>
<tr>
<td>h</td>
<td>h[2:0]</td>
<td>source/destination register high (r0-r63)</td>
</tr>
</tbody>
</table>
Encoding Character | Encoding Field | Syntax
--- | --- | ---
H | h[5:3] | source/destination register high (r0-r63)
u | u[n:0] | unsigned immediate (number is bit field size)
s | s[n:0] | signed immediate (number is bit field size)

## Condition Code Tests

The following table shows the codes used for condition code tests.

### Table 50 Condition codes

<table>
<thead>
<tr>
<th>Code Q field</th>
<th>Mnemonic</th>
<th>Condition</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>AL, RA</td>
<td>Always</td>
<td>1</td>
</tr>
<tr>
<td>0x01</td>
<td>EQ , Z</td>
<td>Zero</td>
<td>Z</td>
</tr>
<tr>
<td>0x02</td>
<td>NE , NZ</td>
<td>Non-Zero</td>
<td>/Z</td>
</tr>
<tr>
<td>0x03</td>
<td>PL , P</td>
<td>Positive</td>
<td>/N</td>
</tr>
<tr>
<td>0x04</td>
<td>MI , N</td>
<td>Negative</td>
<td>N</td>
</tr>
<tr>
<td>0x05</td>
<td>CS , C, LO</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
</tr>
<tr>
<td>0x06</td>
<td>CC , NC, HS</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
</tr>
<tr>
<td>0x07</td>
<td>VS , V</td>
<td>Over-flow set</td>
<td>V</td>
</tr>
<tr>
<td>0x08</td>
<td>VC , NV</td>
<td>Over-flow clear</td>
<td>/V</td>
</tr>
<tr>
<td>0x09</td>
<td>GT</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and /V and /Z)</td>
</tr>
<tr>
<td>0x0A</td>
<td>GE</td>
<td>Greater than or equal to (signed)</td>
<td>(N and V) or (/N and /V)</td>
</tr>
<tr>
<td>0x0B</td>
<td>LT</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and V)</td>
</tr>
<tr>
<td>0x0C</td>
<td>LE</td>
<td>Less than or equal to (signed)</td>
<td>Z or (N and /V) or (/N and V)</td>
</tr>
<tr>
<td>0x0D</td>
<td>HI</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
</tr>
<tr>
<td>0x0E</td>
<td>LS</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
</tr>
<tr>
<td>0x0F</td>
<td>PNZ</td>
<td>Positive non-zero</td>
<td>/N and /Z</td>
</tr>
</tbody>
</table>

## Branch Jump Delay Slot Modes

The following table shows the codes used for delay slot modes on Branch and Jump instructions.

### Table 51 Delay Slot Modes

<table>
<thead>
<tr>
<th>N Bit</th>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ND</td>
<td>Only execute the next instruction when not jumping (default)</td>
</tr>
<tr>
<td>1</td>
<td>D</td>
<td>Always execute the next instruction</td>
</tr>
</tbody>
</table>
Load Store Address Write-back Modes

The following table shows the codes used for address write-back modes in Load and Store instructions.

Table 52 Address Write-back Modes

<table>
<thead>
<tr>
<th>AA bits</th>
<th>Address mode</th>
<th>Memory address used</th>
<th>Register Value write-back</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>No write-back</td>
<td>Reg + offset</td>
<td>no write-back</td>
</tr>
<tr>
<td>01</td>
<td>.A or .AW</td>
<td>Reg + offset</td>
<td>Reg + offset</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Register updated pre memory transaction.</td>
</tr>
<tr>
<td>10</td>
<td>.AB</td>
<td>Reg</td>
<td>Reg + offset</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Register updated post memory transaction.</td>
</tr>
<tr>
<td>11</td>
<td>.AS</td>
<td>Reg + (offset &lt;&lt; data_size)</td>
<td>no write-back</td>
</tr>
<tr>
<td></td>
<td>Scaled , no write-back .AS</td>
<td>Note that using the scaled address mode with 8-bit data size (LDB.AS or STB.AS) has undefined behavior and should not be used.</td>
<td></td>
</tr>
</tbody>
</table>

Load Store Direct to Memory Bypass Mode

The following table shows the codes used for direct to memory bypass modes in Load and Store instructions.

Table 53 Direct to Memory Bypass Mode

<table>
<thead>
<tr>
<th>Di bit</th>
<th>Di Suffix</th>
<th>Access mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td>Default access to memory</td>
</tr>
<tr>
<td>1</td>
<td>DI</td>
<td>Direct to memory, bypassing data-cache (if available)</td>
</tr>
</tbody>
</table>

Load Store Data Size Mode

The following table shows the codes used for data size modes in Load and Store instructions.

Table 54 Load Store Data Size Mode

<table>
<thead>
<tr>
<th>ZZ Code</th>
<th>ZZ Suffix</th>
<th>Access mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td>Default, Long word</td>
</tr>
<tr>
<td>01</td>
<td>B</td>
<td>Byte</td>
</tr>
<tr>
<td>10</td>
<td>W</td>
<td>Word</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Will raise an Instruction Error exception for the ARC 700 processor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Undefined behavior for the ARClangent-A5 and ARC 600 processor.</td>
</tr>
</tbody>
</table>
Load Data Extend Mode

The following table shows the codes used data extend modes in Load instructions.

Table 55 Load Data Extend Mode

<table>
<thead>
<tr>
<th>X bit</th>
<th>X Suffix</th>
<th>Access mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td>If size is not long word then data is zero extended</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>If size is not long word then data is sign extended</td>
</tr>
</tbody>
</table>

Use of Reserved Encodings

In a given format, one or more bits of an encoding can be marked as *Reserved*. In some formats, an entire field may be reserved, such as when a register field is present in a given format but is not used in the particular opcode (such as a MOV in format 0x04, which does not use source 1).

The presence of reserved bits has the following effect:

- The processor will ignore reserved bits. It will not generate an exception on an instruction based on the value assigned to reserved bits, the functionality of the instruction will not be affected by them.
- The reserved bits should be set to 0 when encoding instructions. This permits future revisions of the architecture to assign new functionality to encodings that set bits currently reserved.

Use of Illegal Encodings

There are two major categories of illegal encodings:

- Reserved ranges of fields
- Illegal combinations of fields

Reserved Ranges of Fields

A given field can support a range of values, not all of which are used for supported functions. For example, within most major formats there are opcodes that are reserved for future expansion. These are now to be re-defined as *Illegal*.

If such an field is used, an *Instruction Error* exception will result.

Illegal Combinations of Fields

Fields are normally orthogonal, but certain combinations or values between 2 or more fields create an instruction whose behavior is either nonsense or cannot be realized.

For example, the EX instruction, in format 0x04, exchanges one source (a memory location) with another (a register). However, format 0x04 has sub-format that allow the source register to be a constant. For the EX instruction sub-formats such as these do not make sense.

In such cases, nonsense combinations will raise an *Instruction Error* exception.
Branch Conditionally, 0x000, [0x0]

The target address is 16-bit aligned to target 16-bit aligned instructions. See Table 50 on page 135 for information on condition code test encoding, and Table 51 on page 135 for delay slot mode encoding.

<table>
<thead>
<tr>
<th>[4:0]</th>
<th>[10:1]</th>
<th>[20:11]</th>
<th>N</th>
<th>Q[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 s s s s s s s s s 0</td>
<td>S S S S S S S S S N</td>
<td>Q Q Q Q Q</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Values 0x12 to 0x1F in the condition code field, Q, will raise an Instruction Error exception. Condition code tests, 0x10 an 0x11 are used to test the extended arithmetic saturation flag.

Syntax:
Bcc.<d> s21  
(branch if condition is true)

Branch Unconditional Far, 0x000, [0x1]

The target address is 16-bit aligned to target 16-bit aligned instructions. See Table 51 on page 135 for information on delay slot mode encoding.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 s s s s s s s s 1</td>
<td>S S S S S S S S S N</td>
<td>0 T T T T</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A value of 1 in the reserved field, R, will raise an Instruction Error exception.

Syntax:
B<.d> s25  
(unconditional branch far)

Branch on Compare Register-Register, 0x01, [0x1, 0x0]

The target address is 16-bit aligned to target 16-bit aligned instructions. See Table 51 on page 135 for information on delay slot mode encoding.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 1 b b b s s s s s 1</td>
<td>S B B B C C C C C</td>
<td>N</td>
<td>i i i</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Values 0x6 to 0xD in the sub-opcode field, i, will raise an Instruction Error exception.

Syntax:
BRcc<.d> b,c,s9  
(branch if reg-reg compare is true, swap regs if inverse condition required)

BRcc b,limm,s9  
(branch if reg-limm compare is true)

BRcc limm,c,s9  
(branch if limm-reg compare is true)

BBIT0<.d> b,c,s9  
(branch if bit c in reg b is clear)

BBIT1<.d> b,c,s9  
(branch if bit c in reg b is set)
32-bit Instruction Formats Reference

Branch on Compare/Bit Test Register-Immediate, 0x01, [0x1, 0x1]

Table 56 Branch on compare/bit test register-register

<table>
<thead>
<tr>
<th>Sub-opcode</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>BREQ</td>
<td>b - c</td>
<td>Branch if reg-reg is equal</td>
</tr>
<tr>
<td>0x01</td>
<td>BRNE</td>
<td>b - c</td>
<td>Branch if reg-reg is not equal</td>
</tr>
<tr>
<td>0x02</td>
<td>BRLT</td>
<td>b - c</td>
<td>Branch if reg-reg is less than</td>
</tr>
<tr>
<td>0x03</td>
<td>BRGE</td>
<td>b - c</td>
<td>Branch if reg-reg is greater than or equal</td>
</tr>
<tr>
<td>0x04</td>
<td>BRLO</td>
<td>b - c</td>
<td>Branch if reg-reg is lower than</td>
</tr>
<tr>
<td>0x05</td>
<td>BRHS</td>
<td>b - c</td>
<td>Branch if reg-reg is higher than or same</td>
</tr>
<tr>
<td>0x06</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x07</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x08</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x09</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0B</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0C</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0D</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0E</td>
<td>BBIT0</td>
<td>(b and 1&lt;&lt;c) == 0</td>
<td>Branch if bit c in register b is clear</td>
</tr>
<tr>
<td>0x0F</td>
<td>BBIT1</td>
<td>(b and 1&lt;&lt;c) != 0</td>
<td>Branch if bit c in register b is set</td>
</tr>
</tbody>
</table>

Branch on Compare/Bit Test Register-Immediate, 0x01, [0x1, 0x1]

The target address is 16-bit aligned to target 16-bit aligned instructions. See Table 51 on page 135 for information on delay slot mode encoding.

Syntax:

BRcc<.d> b,u6,s9  (branch if reg-immediate compare is true, use "immediate+1" if a missing condition is required)

BBIT0<.d> b,u6,s9  (branch if bit u6 in reg b is clear)

BBIT1<.d> b,u6,s9  (branch if bit u6 in reg b is set)

Values 0x6 to 0xD in the sub-opcode field, i, will raise an Instruction Error exception.

Syntax:

BRcc<.d> b,u6,s9  (branch if reg-immediate compare is true, use "immediate+1" if a missing condition is required)

BBIT0<.d> b,u6,s9  (branch if bit u6 in reg b is clear)

BBIT1<.d> b,u6,s9  (branch if bit u6 in reg b is set)
### Table 57 Branch Conditionally/bit test on register-immediate

<table>
<thead>
<tr>
<th>Sub-opcode i field (4 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>BREQ</td>
<td>b - u6</td>
<td>Branch if reg-imm is equal</td>
</tr>
<tr>
<td>0x01</td>
<td>BRNE</td>
<td>b - u6</td>
<td>Branch if reg-imm is not equal</td>
</tr>
<tr>
<td>0x02</td>
<td>BRLT</td>
<td>b - u6</td>
<td>Branch if reg-imm is less than</td>
</tr>
<tr>
<td>0x03</td>
<td>BRGE</td>
<td>b - u6</td>
<td>Branch if reg-imm is greater than or equal</td>
</tr>
<tr>
<td>0x04</td>
<td>BRLO</td>
<td>b - u6</td>
<td>Branch if reg-imm is lower than</td>
</tr>
<tr>
<td>0x05</td>
<td>BRHS</td>
<td>b - u6</td>
<td>Branch if reg-imm is higher than or same</td>
</tr>
<tr>
<td>0x06</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0D</td>
<td>BBIT0</td>
<td>(b and 1&lt;&lt;u6) == 0</td>
<td>Branch if bit u6 in register b is clear</td>
</tr>
<tr>
<td>0x0E</td>
<td>BBIT1</td>
<td>(b and 1&lt;&lt;u6) != 0</td>
<td>Branch if bit u6 in register b is set</td>
</tr>
</tbody>
</table>

### Branch and Link Conditionally, 0x01, [0x0, 0x0]

The target address must be 32-bit aligned. See Table 50 on page 135 for information on condition code test encoding, and Table 51 on page 135 for delay slot mode encoding.

Syntax:
BLcc<.d>  s21  (branch if condition is true)

### Branch and Link Unconditional Far, 0x01, [0x0, 0x1]

The target address must be 32-bit aligned. See Table 51 on page 135 for information on delay slot mode encoding.

Syntax:
BL<.d>  s25  (unconditional branch far)
Load Register with Offset, 0x02

See Table 52 on page 136, Table 53 on page 136, Table 54 on page 136 and Table 55 on page 137 for information on encoding the Load instruction.

Extension core registers and the program counter (PCL) are not permitted to be the destination of a load instruction. Values 0x20 to 0x3B, 0x3D and 0x3F in the destination register field, A, will raise an Instruction Error exception.

The loop counter register (LP_COUNT) is not permitted to be the destination of a load instruction, A=0x3C, and will raise a Privilege Violation exception.

A value of 0x3 in the data size mode field, ZZ, will raise an Instruction Error exception.

Using incrementing addressing modes in combination with a long immediate values as the base register is illegal. Values 0x1 and 0x2 in the addressing mode field, a, and a value of 0x3E in the base register field, B, will raise an Instruction Error exception.

Syntax:

LD<zz><.x><.aa><.di> a,[b,s9]
LD<zz><.x><.di> a,[limm]  (use ld a,[limm])
LD<zz><.x><.aa><.di> a,[limm]  (= ld a,[limm,0])
LD<zz><.x><.aa><.di> 0,[b,s9]  (Prefetch, a=limm)
LD<zz><.x><.di> 0,[limm]  (Prefetch, b=limm, a=limm, s9=0)

Store Register with Offset, 0x03

See Table 52 on page 136, Table 53 on page 136 and Table 54 on page 136 for information on encoding the Store instruction.

A value of 0x3 in the data size mode field, ZZ, will raise an Instruction Error exception.

Using incrementing addressing modes in combination with a long immediate values as the base register is illegal. Values 0x1 and 0x2 in the addressing mode field, a, and a value of 0x3E in the base register field, B, will raise an Instruction Error exception.

The reserved field, R, is ignored by the processor.

Syntax:

ST<zz><.aa><.di> c,[b,s9]
ST<zz><.aa><.di> c,[limm]  (= st c,[limm,0])
ST<zz><.aa><.di> limm,[b,s9]
General Operations, 0x04, [0x00 - 0x3F]

Operand Format Indicators
There are four operand formats (P[1:0]) in major opcode 0x04 which are used to specify the format of operands that are used by the instructions. The conditional format has a sub operand format indicator M. The operand format indicators are summarized in Table 58 on page 142.

Table 58 Operand Format Indicators

<table>
<thead>
<tr>
<th>Operand format Name</th>
<th>Operand Format P[1:0]</th>
<th>Sub Operand Format M</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>REG_REG</td>
<td>00</td>
<td>N/A</td>
<td>Destination and both sources are registers</td>
</tr>
<tr>
<td>REG_U6IMM</td>
<td>01</td>
<td>N/A</td>
<td>Source 2 is a 6-bit unsigned immediate</td>
</tr>
<tr>
<td>REG_S12IMM</td>
<td>10</td>
<td>N/A</td>
<td>Source 2 is a 12-bit signed immediate</td>
</tr>
<tr>
<td>COND_REG</td>
<td>11</td>
<td>0</td>
<td>Conditional instruction. Destination (if any) is source 1. Source 2 is a register</td>
</tr>
<tr>
<td>COND_REG_U6IMM</td>
<td>11</td>
<td>1</td>
<td>Conditional instruction. Destination (if any) is source 1. Source 2 is a 6-bit unsigned immediate</td>
</tr>
</tbody>
</table>

General Operations Register-Register

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>REG_REG</td>
<td>op&lt;.f&gt; a,b,c</td>
</tr>
<tr>
<td>REG_U6IMM</td>
<td>op&lt;.f&gt; a,limm,c (if b=limm)</td>
</tr>
<tr>
<td>REG_S12IMM</td>
<td>op&lt;.f&gt; a,b,limm (if c=limm)</td>
</tr>
<tr>
<td>COND_REG</td>
<td>op&lt;.f&gt; a,limm,limm (if b=c=limm. Not useful format)</td>
</tr>
<tr>
<td>COND_REG_U6IMM</td>
<td>op&lt;.f&gt; 0,b,c (if a=0)</td>
</tr>
<tr>
<td></td>
<td>op&lt;.f&gt; 0,limm,c (Redundant format, see General Operations Conditional Register format on page 143)</td>
</tr>
<tr>
<td>REG_REG</td>
<td>op&lt;.f&gt; 0,b,limm (if a=0, c=limm)</td>
</tr>
<tr>
<td>REG_U6IMM</td>
<td>op&lt;.f&gt; 0,limm,limm (if a=0, b=c=limm. Not useful format)</td>
</tr>
<tr>
<td>REG_S12IMM</td>
<td>op&lt;.f&gt; b,c (SOP instruction)</td>
</tr>
<tr>
<td>COND_REG</td>
<td>op&lt;.f&gt; b,limm (SOP instruction)</td>
</tr>
<tr>
<td>COND_REG_U6IMM</td>
<td>op&lt;.f&gt; 0,c (SOP instruction)</td>
</tr>
<tr>
<td>REG_REG</td>
<td>op&lt;.f&gt; 0,limm (SOP instruction)</td>
</tr>
<tr>
<td>REG_U6IMM</td>
<td>op&lt;.f&gt; c (ZOP instruction)</td>
</tr>
</tbody>
</table>

Syntax:

op<.f> a,b,c
op<.f> a,limm,c (if b=limm)
op<.f> a,b,limm (if c=limm)
op<.f> a,limm,limm (if b=c=limm. Not useful format)
op<.f> 0,b,c (if a=0)
op<.f> 0,limm,c (Redundant format, see General Operations Conditional Register format on page 143)
op<.f> 0,b,limm (if a=0, c=limm)
op<.f> 0,limm,limm (if a=0, b=c=limm. Not useful format)
op<.f> b,c (SOP instruction)
op<.f> b,limm (SOP instruction)
op<.f> 0,c (SOP instruction)
op<.f> 0,limm (SOP instruction)
op<.f> c (ZOP instruction)
### General Operations Register with Unsigned 6-bit Immediate

**Syntax:**

\[
\begin{align*}
\text{op}<.f> \quad & \text{limm} \quad \text{(ZOP instruction)} \\
\text{op}<.f> \quad & a,b,u6 \\
\text{op}<.f> \quad & a,\text{limm},u6 \quad \text{(Not useful format)} \\
\text{op}<.f> \quad & 0,b,u6 \\
\text{op}<.f> \quad & 0,\text{limm},u6 \quad \text{(Not useful format)} \\
\text{op}<.f> \quad & b,u6 \quad \text{(SOP instruction)} \\
\text{op}<.f> \quad & 0,u6 \quad \text{(SOP instruction)} \\
\text{op}<.f> \quad & u6 \quad \text{(ZOP instruction)}
\end{align*}
\]

### General Operations Register with Signed 12-bit Immediate

**Syntax:**

\[
\begin{align*}
\text{op}<.f> \quad & b,b,s12 \\
\text{op}<.f> \quad & 0,\text{limm},s12 \quad \text{(Not useful format)}
\end{align*}
\]

### General Operations Conditional Register

**Syntax:**

\[
\begin{align*}
\text{op}<.cc><.f> \quad & b,b,c \\
\text{op}<.cc><.f> \quad & 0,\text{limm},c \\
\text{op}<.cc><.f> \quad & b,b,\text{limm} \\
\text{op}<.cc><.f> \quad & 0,\text{limm},\text{limm} \quad \text{(Not useful format)}
\end{align*}
\]

A value of 0x2F in the sub-opcode field, i, indicates a single operand instruction which is invalid for this operand mode and will raise an **Instruction Error** exception.

Values 0x12 to 0x1F in the condition code field, Q, will raise an **Instruction Error** exception.

Condition code tests, 0x10 an 0x11 are used to test the extended arithmetic saturation flag.
**General Operations Conditional Register with Unsigned 6-bit Immediate**

A value of 0x2F in the sub-opcode field, i, indicates a single operand instruction which is invalid for this operand mode and will raise an Instruction Error exception.

Values 0x12 to 0x1F in the condition code field, Q, will raise an Instruction Error exception. Condition code tests, 0x10 an 0x11 are used to test the extended arithmetic saturation flag.

Syntax:

\[ \text{op}<.cc><.f> \ b, b, u6 \]
\[ \text{op}<.cc><.f> \ 0, \text{limm}, u6 \]
(Not useful format)

**Long Immediate with General Operations**

Any 6-bit register field in an instruction can indicate that long immediate data is used. The long immediate indicator (r62) can be used multiple times in an instruction. When a source register is set to r62, an explicit long immediate value will follow the instruction word.

When a destination register is set to r62 there is no destination for the result of the instruction so the result is discarded. Any flag updates will still occur according to the set flags directive (.F or implicit in the instruction).

If the long immediate indicator is used in both a source and destination operand the following long immediate value will be used as the source operand and the result will be discarded as expected.

When an instruction uses long immediate, the first long-word instruction is the instruction that contains the long immediate data indicator (register r62). The second long-word instruction is the long immediate (limm) data itself.

Syntax:

\[ \text{limm} \]

**ALU Operations, 0x04, [0x00-0x1F]**

*Table 59 ALU Instructions*

<table>
<thead>
<tr>
<th>Sub-opcode Field (6 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADD</td>
<td>( a \leftarrow b + c )</td>
<td>add</td>
</tr>
<tr>
<td>0x01</td>
<td>ADC</td>
<td>( a \leftarrow b + c + C )</td>
<td>add with carry</td>
</tr>
<tr>
<td>0x02</td>
<td>SUB</td>
<td>( a \leftarrow b - c )</td>
<td>subtract</td>
</tr>
<tr>
<td>0x03</td>
<td>SBC</td>
<td>( a \leftarrow (b - c) - C )</td>
<td>subtract with carry</td>
</tr>
<tr>
<td>0x04</td>
<td>AND</td>
<td>( a \leftarrow b \text{ and } c )</td>
<td>logical bitwise AND</td>
</tr>
<tr>
<td>0x05</td>
<td>OR</td>
<td>( a \leftarrow b \text{ or } c )</td>
<td>logical bitwise OR</td>
</tr>
<tr>
<td>0x06</td>
<td>BIC</td>
<td>( a \leftarrow b \text{ and not } c )</td>
<td>logical bitwise AND with invert</td>
</tr>
</tbody>
</table>
### 32-bit Instruction Formats Reference

#### General Operations, 0x04, [0x00 - 0x3F]

<table>
<thead>
<tr>
<th>Sub-opcode i field (6 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x07</td>
<td>XOR</td>
<td>a ← b exclusive-or c</td>
<td>logical bitwise exclusive-OR</td>
</tr>
<tr>
<td>0x08</td>
<td>MAX</td>
<td>a ← b max c</td>
<td>larger of 2 signed integers</td>
</tr>
<tr>
<td>0x09</td>
<td>MIN</td>
<td>a ← b min c</td>
<td>smaller of 2 signed integers</td>
</tr>
<tr>
<td>0x0A</td>
<td>MOV</td>
<td>b ← c</td>
<td>move. See section Move to Register Instruction on page 106</td>
</tr>
<tr>
<td>0x0B</td>
<td>TST</td>
<td>b and c</td>
<td>test</td>
</tr>
<tr>
<td>0x0C</td>
<td>CMP</td>
<td>b - c</td>
<td>compare</td>
</tr>
<tr>
<td>0x0D</td>
<td>RCMP</td>
<td>c - b</td>
<td>reverse compare</td>
</tr>
<tr>
<td>0x0E</td>
<td>RSUB</td>
<td>a ← c - b</td>
<td>reverse subtract</td>
</tr>
<tr>
<td>0x0F</td>
<td>BSET</td>
<td>a ← b or 1&lt;&lt;c</td>
<td>bit set</td>
</tr>
<tr>
<td>0x10</td>
<td>BCLR</td>
<td>a ← b and not 1&lt;&lt;c</td>
<td>bit clear</td>
</tr>
<tr>
<td>0x11</td>
<td>BTST</td>
<td>b and 1&lt;&lt;c</td>
<td>bit test</td>
</tr>
<tr>
<td>0x12</td>
<td>BXOR</td>
<td>a ← b xor 1&lt;&lt;c</td>
<td>bit xor</td>
</tr>
<tr>
<td>0x13</td>
<td>BMSK</td>
<td>a ← b and ((1&lt;&lt;(c+1))-1)</td>
<td>bit mask</td>
</tr>
<tr>
<td>0x14</td>
<td>ADD1</td>
<td>a ← b + (c &lt;&lt; 1)</td>
<td>add with left shift by 1</td>
</tr>
<tr>
<td>0x15</td>
<td>ADD2</td>
<td>a ← b + (c &lt;&lt; 2)</td>
<td>add with left shift by 2</td>
</tr>
<tr>
<td>0x16</td>
<td>ADD3</td>
<td>a ← b + (c &lt;&lt; 3)</td>
<td>add with left shift by 3</td>
</tr>
<tr>
<td>0x17</td>
<td>SUB1</td>
<td>a ← b - (c &lt;&lt; 1)</td>
<td>subtract with left shift by 1</td>
</tr>
<tr>
<td>0x18</td>
<td>SUB2</td>
<td>a ← b - (c &lt;&lt; 2)</td>
<td>subtract with left shift by 2</td>
</tr>
<tr>
<td>0x19</td>
<td>SUB3</td>
<td>a ← b - (c &lt;&lt; 3)</td>
<td>subtract with left shift by 3</td>
</tr>
<tr>
<td>0x1A</td>
<td>MPY</td>
<td>a ← (a X c).low</td>
<td>32 X 32 signed multiply</td>
</tr>
<tr>
<td>0x1B</td>
<td>MPYH</td>
<td>a ← (a X c).high</td>
<td>32 X 32 signed multiply</td>
</tr>
<tr>
<td>0x1C</td>
<td>MPYHU</td>
<td>a ← (a X c).high</td>
<td>32 X 32 unsigned multiply</td>
</tr>
<tr>
<td>0x1D</td>
<td>MPYU</td>
<td>a ← (a X c).low</td>
<td>32 X 32 unsigned multiply</td>
</tr>
<tr>
<td>0x1E</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x1F</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

#### Special Format Instructions, 0x04, [0x20 - 0x3F]

<table>
<thead>
<tr>
<th>Sub-opcode i field (6 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x20</td>
<td>Jcc</td>
<td>pc ← c</td>
<td>jump</td>
</tr>
<tr>
<td>0x21</td>
<td>Jcc.D</td>
<td>pc ← c</td>
<td>jump with delay slot</td>
</tr>
<tr>
<td>0x22</td>
<td>JLcc</td>
<td>blink ← next_pc; pc ← c</td>
<td>jump and link</td>
</tr>
<tr>
<td>0x23</td>
<td>JLcc.D</td>
<td>blink ← next_pc; pc ← c</td>
<td>jump and link with delay slot</td>
</tr>
<tr>
<td>0x24</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>Sub-opcode I field (6 bits)</td>
<td>Instruction</td>
<td>Operation</td>
<td>Description</td>
</tr>
<tr>
<td>-----------------------------</td>
<td>-------------</td>
<td>------------------------------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>0x25</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x26</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x27</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x28</td>
<td>LPcc</td>
<td>aux.reg[LP_END] ← pc + c aux.reg[LP_START] ← next_pc</td>
<td>loop (16-bit aligned target address)</td>
</tr>
<tr>
<td>0x29</td>
<td>FLAG</td>
<td>aux.reg[STATUS32] ← c</td>
<td>set status flags</td>
</tr>
<tr>
<td>0x2A</td>
<td>LR</td>
<td>b ← aux.reg[c]</td>
<td>load from auxiliary register. See section <a href="#">Load from Auxiliary Register</a> on page 115</td>
</tr>
<tr>
<td>0x2B</td>
<td>SR</td>
<td>aux.reg[c] ← b</td>
<td>store to auxiliary register. See section <a href="#">Store to Auxiliary Register</a> on page 115</td>
</tr>
<tr>
<td>0x2C</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x2D</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x2E</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x2F</td>
<td>SOPs</td>
<td>A field is sub-opcode2</td>
<td>See section:</td>
</tr>
<tr>
<td>0x30...0x37</td>
<td>LD</td>
<td>Load register-register</td>
<td>See section [Load Register-Register, 0x04, [0x30 - 0x37]] on page 147</td>
</tr>
<tr>
<td>0x38</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x3F</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

**Move and Compare Instructions, 0x04, [0x0A - 0x0D] and 0x04, [0x11]**

The move and compare instructions (MOV, TST, CMP, RCMP and BTST) use two operands. The destination field A is ignored for these instructions and instead the B and C fields are used accordingly.

**Jump and Jump-and-Link Conditionally, 0x04, [0x20 - 0x23]**

The jump (Jcc) and jump-and-link (JLcc) instructions are specially encoded in major opcode 0x04 in that the B field is reserved and should be set to 0x0. Any value in the B field is ignored by the processor. The destination register, A field, should also be set to 0x0 when the operand mode, P, is 0x0 or 0x1. In the case where P is 0x0 or 0x1, any value in the A field is ignored.

When using ILINK1 or ILINK2 the flag setting field, F, is always encoded as 1 for these instructions. If the ILINK1 or ILINK2 registers are used without the flag setting field being set an Instruction Error exception will be raised. If the flag setting field, F, is set without using the ILINK1 or ILINK2 register, an Instruction Error exception will be raised.
Load Register-Register, 0x04, [0x30 - 0x37]

Load register-register instruction, LD, is specially encoded in major opcode 0x04 in that the normal "F and two mode bits" are replaced by the "D and two A bits" in the instruction word bit[15] and bits[23:22]. The normal "conditional/immediate" mode bits are replaced by addressing mode bits.

Using an immediate value in the destination register field is not allowed for the ARCTangent-A5 or ARC 600 processor.

Using an immediate value in the destination register field causes a prefetch with the ARC 700 processor.

See Table 52 on page 136, Table 53 on page 136 and Table 54 on page 136 for information on encoding the Load instruction.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>000100</td>
<td>bbbba</td>
<td>a1110</td>
<td>ZZXDB</td>
<td>CC</td>
<td>CCAACAA</td>
<td></td>
</tr>
</tbody>
</table>

Extension core registers and the program counter (PCL) are not permitted to be the destination of a load instruction. Values 0x20 to 0x3B, 0x3D and 0x3F in the destination register field, A, will raise an Instruction Error exception.

The loop counter register (LP_COUNT) is not permitted to be the destination of a load instruction, A=0x3C, and will raise a Privilege Violation exception.

A value of 0x3 in the data size mode field, ZZ, will raise an Instruction Error exception.

The sign extension field, X, should not be set when the load is of longword data ZZ=0x0. This combination will raise an Instruction Error exception.

Using incrementing addressing modes in combination with a long immediate values as the base register is illegal. Values 0x1 and 0x2 in the addressing mode field, a, and a value of 0x3E in the base register field, B, will raise an Instruction Error exception.

Syntax:

LD<zz><.x><.aa><.di>   a,[b,c]
LD<zz><.x><.aa><.di>   a,[b,limm]
LD<zz><.x><.di>  a,[limm,c]
LD<zz><.x><.aa><.di>   0,[b,c] (Prefetch, a=limm)
LD<zz><.x><.aa><.di>   0,[b,limm] (Prefetch, a=limm, c=limm)
LD<zz><.x><.di>  0,[limm,c] (Prefetch, a=limm, b=limm)

Single Operand Instructions, 0x04, [0x2F, 0x00 - 0x3F]

The sub-opcode 2 (destination 'a' field) is reserved for defining single source operand instructions when sub-opcode 1 of 0x2F is used.

Table 61 Single Operand Instructions

<table>
<thead>
<tr>
<th>Sub-opcode2</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ASL</td>
<td>b ← c+c</td>
<td>Arithmetic shift left by one</td>
</tr>
<tr>
<td>0x01</td>
<td>ASR</td>
<td>b ← asr(c)</td>
<td>Arithmetic shift right by one</td>
</tr>
<tr>
<td>Sub-opcode2</td>
<td>Instruction</td>
<td>Operation</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-------------</td>
<td>-----------</td>
<td>------------------------------</td>
</tr>
<tr>
<td>0x02</td>
<td>LSR</td>
<td>b ← lsr(c)</td>
<td>Logical shift right by one</td>
</tr>
<tr>
<td>0x03</td>
<td>ROR</td>
<td>b ← ror(c)</td>
<td>Rotate right</td>
</tr>
<tr>
<td>0x04</td>
<td>RRC</td>
<td>b ← rrc(c)</td>
<td>Rotate right through carry</td>
</tr>
<tr>
<td>0x05</td>
<td>SEXB</td>
<td>b ← sexb(c)</td>
<td>Sign extend byte</td>
</tr>
<tr>
<td>0x06</td>
<td>SEXW</td>
<td>b ← sexw(c)</td>
<td>Sign extend word</td>
</tr>
<tr>
<td>0x07</td>
<td>EXTB</td>
<td>b ← extb(c)</td>
<td>Zero extend byte</td>
</tr>
<tr>
<td>0x08</td>
<td>EXTW</td>
<td>b ← extw(c)</td>
<td>Zero extend word</td>
</tr>
<tr>
<td>0x09</td>
<td>ABS</td>
<td>b ← abs(c)</td>
<td>Absolute</td>
</tr>
<tr>
<td>0x0A</td>
<td>NOT</td>
<td>b ← not(c)</td>
<td>Logical NOT</td>
</tr>
<tr>
<td>0x0B</td>
<td>RLC</td>
<td>b ← rlc(c)</td>
<td>Rotate left through carry</td>
</tr>
<tr>
<td>0x0C</td>
<td>EX</td>
<td>b ← mem[c]; mem[c] ← b</td>
<td>Atomic Exchange</td>
</tr>
<tr>
<td>0x0D</td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x3E</td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
<tr>
<td>0x3F</td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
<tr>
<td></td>
<td>ZOPs</td>
<td></td>
<td>B field is ZOPs</td>
</tr>
</tbody>
</table>

**Zero Operand Instructions, 0x04, [0x2F, 0x3F, 0x00 - 0x3F]**

The sub-opcode 3 (source operand b field) is reserved for defining zero operand instructions when sub-opcode 2 of 0x3F is used.

**Table 62 Zero Operand Instructions**

<table>
<thead>
<tr>
<th>Sub-opcode3</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
<tr>
<td>0x01</td>
<td>SLEEP</td>
<td>Sleep</td>
<td>Sleep</td>
</tr>
<tr>
<td>0x02</td>
<td>SWI/TRAP0</td>
<td>Swi</td>
<td>Software interrupt</td>
</tr>
<tr>
<td>0x03</td>
<td>SYNC</td>
<td>Synchronize</td>
<td>Wait for all data-based memory transactions to complete</td>
</tr>
<tr>
<td>0x04</td>
<td>RTIE</td>
<td>Return</td>
<td>Return from interrupt/exception</td>
</tr>
<tr>
<td>0x05</td>
<td>BRK</td>
<td>Breakpoint</td>
<td>Breakpoint instruction</td>
</tr>
<tr>
<td>0x06</td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
<tr>
<td>0x3F</td>
<td></td>
<td></td>
<td>Instruction Error</td>
</tr>
</tbody>
</table>

Syntax:

```
SLEEP
SLEEP u6
SLEEP c
```
SWI
TRAP0
SYNC
RTIE
BRK  *(Encoded as REG_U6IMM, but the redundant REG_REG format is also valid. See Table 58 on page 142)*

32-bit Extension Instructions, 0x05 - 0x08

Any instruction opcodes that are not implemented will raise an Instruction Error exception.

Three sets of extension instructions are available as shown in the following table.

**Table 63 Summary of Extension Instruction Encoding**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0x05</td>
<td>0x00-0x2E</td>
<td></td>
<td></td>
<td>ARC Cores extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x30-0x3F</td>
<td></td>
<td></td>
<td>ARC Cores extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x2F</td>
<td>0x00-0x3E</td>
<td></td>
<td>ARC Cores single operand extension instructions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x3F</td>
<td>0x00-0x3F</td>
<td>ARC Cores zero operand extension instructions</td>
</tr>
<tr>
<td>0x06</td>
<td>0x00-0x2E</td>
<td></td>
<td></td>
<td>ARC Cores extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x30-0x3F</td>
<td></td>
<td></td>
<td>ARC Cores extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x2F</td>
<td>0x00-0x3E</td>
<td></td>
<td>ARC Cores single operand extension instructions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x3F</td>
<td>0x00-0x3F</td>
<td>ARC Cores zero operand extension instructions</td>
</tr>
<tr>
<td>0x07</td>
<td>0x00-0x2E</td>
<td></td>
<td></td>
<td>User extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x30-0x3F</td>
<td></td>
<td></td>
<td>User extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x2F</td>
<td>0x00-0x3E</td>
<td></td>
<td>User single operand extension instructions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x3F</td>
<td>0x00-0x3F</td>
<td>User zero operand extension instructions</td>
</tr>
<tr>
<td>0x08</td>
<td>0x00-0x2E</td>
<td></td>
<td></td>
<td>User extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x30-0x3F</td>
<td></td>
<td></td>
<td>User extension instructions</td>
</tr>
<tr>
<td></td>
<td>0x2F</td>
<td>0x00-0x3E</td>
<td></td>
<td>User single operand extension instructions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x3F</td>
<td>0x00-0x3F</td>
<td>User zero operand extension instructions</td>
</tr>
</tbody>
</table>
Extension ALU Operation, Register-Register

Using major opcode 0x05 as an example, the syntax op<.f> a,b,c is encoded as shown below.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 1  | 0  | 1  | b  | b  | b  | 0  | 0  | i  | i  | i  | i  | i  | F  | B  | B  | B  | C  | C  | C  | C  | C  | C  | A  | A  | A  | A  |

Figure 84 Extension ALU Operation, register-register

Extension ALU Operation, Register with Unsigned 6-bit Immediate

Using major opcode 0x05 as an example, the syntax of op<.f> a,b,u6 is encoded as shown below.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 1  | 0  | 1  | b  | b  | b  | 0  | 0  | i  | i  | i  | i  | i  | F  | B  | B  | B  | U  | U  | U  | U  | A  | A  | A  | A  |

Figure 85 Extension ALU Operation, register with unsigned 6-bit immediate

Extension ALU Operation, Register with Signed 12-bit Immediate

Using major opcode 0x05 as an example, the syntax of op<.f> b,b,s12 is encoded as shown in the following diagram.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 1  | 0  | 1  | b  | b  | b  | 1  | 0  | i  | i  | i  | i  | i  | F  | B  | B  | B  | s  | s  | s  | s  | S  | S  | S  | S  |

Figure 86 Extension ALU Operation, register with signed 12-bit immediate

A value of 0x2F in the sub-opcode field, i, indicates a single operand instruction which is invalid for this operand mode and will raise an Instruction Error exception.

Extension ALU Operation, Conditional Register

The syntax of op<.cc><.f> b,b,c is encoded as shown below.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0  | 0  | 1  | 0  | 1  | b  | b  | b  | 1  | 1  | i  | i  | i  | i  | i  | F  | B  | B  | B  | C  | C  | C  | C  | C  | C  | O  | Q  | Q  | Q  | Q  |

Figure 87 Extension ALU Operation, conditional register

A value of 0x2F in the sub-opcode field, i, indicates a single operand instruction which is invalid for this operand mode and will raise an Instruction Error exception.

Values 0x12 to 0x1F in the condition code field, Q, will raise an Instruction Error exception. Condition code tests, 0x10 an 0x11 are used to test the extended arithmetic saturation flag.
Extension ALU Operation, Conditional Register with Unsigned 6-bit Immediate

Using major opcode 0x05 as an example, the syntax of op<.cc><.f> b,b,u6 is encoded as shown below.

Using major opcode 0x05 as an example, the syntax of op<.cc><.f> b,b,u6 is encoded as shown below.

<table>
<thead>
<tr>
<th>Sub-opcode i field (6 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ASL</td>
<td>a ← b asl c</td>
<td>Multiple arithmetic shift left</td>
</tr>
<tr>
<td>0x01</td>
<td>LSR</td>
<td>a ← b lsr c</td>
<td>Multiple logical shift right</td>
</tr>
<tr>
<td>0x02</td>
<td>ASR</td>
<td>a ← b asr c</td>
<td>Multiple arithmetic shift right</td>
</tr>
<tr>
<td>0x03</td>
<td>ROR</td>
<td>a ← b ror c</td>
<td>Multiple rotate right</td>
</tr>
<tr>
<td>0x04</td>
<td>MUL64</td>
<td>mulres ← b * c</td>
<td>32 X 32 signed multiply</td>
</tr>
<tr>
<td>0x05</td>
<td>MULU64</td>
<td>mulres ← b * c</td>
<td>32 X 32 unsigned multiply</td>
</tr>
<tr>
<td>0x06</td>
<td>ADDS</td>
<td>a ← sat32(b+c)</td>
<td>Add and saturate.</td>
</tr>
<tr>
<td>0x07</td>
<td>SUBS</td>
<td>a ← sat32 (b-c)</td>
<td>Subtract and saturate.</td>
</tr>
<tr>
<td>0x08</td>
<td>DIVAW</td>
<td>b_temp ← b&lt;&lt;1 ( \text{if (b_temp}&gt;=c) ) ( a ← ((b_temp-c)+1) ) ( \text{else} ) ( a ← b )</td>
<td>Division assist.</td>
</tr>
<tr>
<td>0x0A</td>
<td>ASLS</td>
<td>a ← sat32 (b&lt;&lt;c)</td>
<td>Arithmetic shift left and saturate. Supports negative shift values for right shift.</td>
</tr>
<tr>
<td>0x0B</td>
<td>ASRS</td>
<td>a ← sat32 (b&gt;&gt;c)</td>
<td>Arithmetic shift right and saturate. Supports -ve shift values for left shift.</td>
</tr>
</tbody>
</table>
### Sub-opcode i field (6 bits)

<table>
<thead>
<tr>
<th>Sub-opcode</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0x28       | ADDSDW      | a ← sat16(b.high+c.high):
sat16(b.low+c.low) | Dual 16-bit add and saturate. |
| 0x29       | SUBSDW      | a ← sat16(b.high-
c.high): sat16(b.low-
c.low) | Dual 16-bit subtract and saturate. |
| 0x2A       | Instruction Error | Reserved |
| ...        | Instruction Error | Reserved |
| 0x2E       | Instruction Error | Reserved |
| 0x2F       | SOPs        | A field is sub-opcode2 | See Single operand SOP table |
| 0x30       | Instruction Error | Reserved |
| ...        | Instruction Error | Reserved |
| 0x3F       | Instruction Error | Reserved |

### Single Operand Extension Instructions, 0x05, [0x2F, 0x00 - 0x3F]

The sub-opcode 2 (destination 'a' field) is reserved for defining single source operand instructions when sub-opcode 1 of 0x2F is used.

### Table 65 Extension Single Operand Instructions

<table>
<thead>
<tr>
<th>Sub-opcode2</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>SWAP</td>
<td>b ← swap(c)</td>
<td>Swap words</td>
</tr>
<tr>
<td>0x01</td>
<td>NORM</td>
<td>b ← norm(c)</td>
<td>Normalize</td>
</tr>
<tr>
<td>0x02</td>
<td>SAT16</td>
<td>b ← sat16(c)</td>
<td>Saturate 32-bit input to 16-bits</td>
</tr>
<tr>
<td>0x03</td>
<td>RND16</td>
<td>b ← sat32(c+0x00008000)&amp;0xffff0000</td>
<td>Round 32-bit input to 16-bits</td>
</tr>
<tr>
<td>0x04</td>
<td>ABSSW</td>
<td>b ← sat16(abs(c.low))</td>
<td>Absolute value of 16-bit input</td>
</tr>
<tr>
<td>0x05</td>
<td>ABSS</td>
<td>b ← sat32(abs(c))</td>
<td>Absolute value of 32-bit input</td>
</tr>
<tr>
<td>0x06</td>
<td>NEGSW</td>
<td>b ← sat16(neg(c.low))</td>
<td>Negate and saturate 16-bit input</td>
</tr>
<tr>
<td>0x07</td>
<td>NEGS</td>
<td>b ← sat32(neg(c))</td>
<td>Negate and saturate 32-bit input</td>
</tr>
<tr>
<td>0x08</td>
<td>NORMW</td>
<td>b ← norm(c)</td>
<td>Normalize word</td>
</tr>
<tr>
<td>0x09</td>
<td></td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>...</td>
<td>ZOPs</td>
<td>B field is sub-opcode3</td>
<td>See Zero operand (ZOP) table</td>
</tr>
</tbody>
</table>

Single operand instruction syntax is:

- \text{op<.f>} b,c
- \text{op<.f>} b,u6
- \text{op<.f>} b,limm
Zero Operand Extension Instructions, 0x05, [0x2F, 0x3F, 0x00 - 0x3F]

The sub-opcode 3 (source operand b field) is reserved for defining zero operand instructions when sub-opcode 2 of 0x3F is used.

Table 66 Extension Zero Operand Instructions

<table>
<thead>
<tr>
<th>Sub-opcode3 B field (6 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x01</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x02</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x3F</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Zero operand instruction syntax is:

op<.f> c
op<.f> u6
op<.f> limm

User Extension Instructions

64 user extension slots are available in op a,b,c format, when using major opcode 0x07. See Table 63 on page 149.

Market Specific Extension Instructions, 0x09 - 0x0B

The market-specific extension instructions are special instructions that use the major opcodes 0x09 to 0x0B. The remaining encoding fields of each of these instructions are not detailed here and are to be interpreted by the market-specific extension instructions themselves.

Any instruction opcodes that are not implemented raise an Instruction Error exception.

Three sets of extension instructions are available as shown in the following table.

Table 67 Summary of Market-Specific Extension Instruction Encoding

<table>
<thead>
<tr>
<th>Major Opcode</th>
<th>Instruction Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x09</td>
<td>ARC market-specific extension instructions</td>
</tr>
<tr>
<td>0x0A</td>
<td>ARC market-specific extension instructions</td>
</tr>
<tr>
<td>0x0B</td>
<td>ARC market-specific extension instructions</td>
</tr>
</tbody>
</table>
Market Specific Extension Instruction, 0x09

At major opcode 0x09, the market-specific instruction is encoded as shown below.

```
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  
I[4:0]  Market specific 
```

Figure 89 Market-Specific Extension Instruction 0x09 Encoding

Market Specific Extension Instruction, 0x0A

At major opcode 0x0A, the market-specific instruction is encoded as shown below.

```
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  
I[4:0]  Market specific 
```

Figure 90 Market-Specific Extension Instruction 0x0A Encoding

Market Specific Extension Instruction, 0x0B

At major opcode 0x0B, the market-specific instruction is encoded as shown below.

```
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  
I[4:0]  Market specific 
```

Figure 91 Market-Specific Extension Instruction 0x0B Encoding
Chapter 7 — 16-bit Instruction Formats Reference

This chapter shows the available encoding formats for the 16-bit instructions. Some encodings define instructions that are also defined in other encoding formats. Instruction Set Summary on page 93 lists and notes the redundant formats. The processor implements all redundant encoding formats. A listing of syntax and encoding that excludes the redundant formats is contained in Instruction Set Details on page 173.

A complete list of the major opcodes is shown in Table 47 on page 133. The list of syntax conventions is shown in Table 28 on page 93. The encoding notation shown in Table 48 on page 134 and Table 49 on page 134.

Load/Add Register-Register, 0x0C, [0x00 - 0x03]

<table>
<thead>
<tr>
<th>Sub-opcode field (2 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>LD_S</td>
<td>a ← mem[b + c].l</td>
<td>Load long word (reg.+reg.)</td>
</tr>
<tr>
<td>0x01</td>
<td>LDB_S</td>
<td>a ← mem[b + c].b</td>
<td>Load unsigned byte (reg.+reg.)</td>
</tr>
<tr>
<td>0x02</td>
<td>LDW_S</td>
<td>a ← mem[b + c].w</td>
<td>Load unsigned word (reg.+reg.)</td>
</tr>
<tr>
<td>0x03</td>
<td>ADD_S</td>
<td>a ← b + c</td>
<td>Add</td>
</tr>
</tbody>
</table>

Syntax:
LD_S a, [b, c]
LDB_S a, [b, c]
LDW_S a, [b, c]
ADD_S a, b, c
Add/Sub/Shift Register-Immediate, 0x0D, [0x00 - 0x03]

Syntax:

ADD_S c, b, u3
SUB_S c, b, u3
ASL_S c, b, u3
ASR_S c, b, u3

Table 69 16-Bit, ADD/SUB Register-Immediate

<table>
<thead>
<tr>
<th>Sub-opcode (2 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADD_S</td>
<td>c ← b + u3</td>
<td>Add</td>
</tr>
<tr>
<td>0x01</td>
<td>SUB_S</td>
<td>c ← b + u3</td>
<td>Subtract</td>
</tr>
<tr>
<td>0x02</td>
<td>ASL_S</td>
<td>c ← b asl u3</td>
<td>Multiple arithmetic shift left</td>
</tr>
<tr>
<td>0x03</td>
<td>ASR_S</td>
<td>c ← b asr u3</td>
<td>Multiple arithmetic shift right</td>
</tr>
</tbody>
</table>

Mov/Cmp/Add with High Register, 0x0E, [0x00 - 0x03]

Syntax:

ADD_S b, b, h
ADD_S b, b, limm \((h=\text{limm})\)
MOV_S b, h
MOV_S b, limm \((h=\text{limm})\)
CMP_S b, h
CMP_S b, limm \((h=\text{limm})\)

For the ARC 700 processor the program counter (PCL) is not permitted to be the destination of an instruction. A value of 0x03 in the sub opcode field, i, and a value of 0x3F in destination register field, H, will raise an Instruction Error exception.
MOV_S       h, b
MOV_S       0, b     \((h=\text{limm})\)

Table 70 16-Bit MOV/CMP/ADD with High Register

<table>
<thead>
<tr>
<th>Sub-opcode</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADD_S</td>
<td>b ← b + h</td>
<td>Add</td>
</tr>
<tr>
<td>0x01</td>
<td>MOV_S</td>
<td>b ← h</td>
<td>Move</td>
</tr>
<tr>
<td>0x02</td>
<td>CMP_S</td>
<td>b - h</td>
<td>Compare</td>
</tr>
<tr>
<td>0x03</td>
<td>MOV_S</td>
<td>h ← b</td>
<td>Move</td>
</tr>
</tbody>
</table>

Long Immediate with Mov/Cmp/Add

The 6-bit register field in the instruction can indicate that long immediate data is used.

When a source register is set to r62, an explicit long immediate value will follow the instruction word.

When a destination register is set to r62 there is no destination for the result of the instruction so the result is discarded.

If the long immediate indicator is used in both a source and destination operand the following long immediate value will be used as the source operand and the result will be discarded as expected.

When an instruction uses long immediate, the first instruction word is the instruction that contains the long immediate data indicator (register r62). The second long-word instruction is the long immediate (limm) data itself.

Syntax:

\( \text{limm} \)

General Register Format Instructions, 0x0F, [0x00 - 0x1F]

General Operations, register-register

Syntax:

\( \text{op}_S \quad b, b, c \)  
\( \text{op}_S \quad b, c \)
General Operations, Register

<table>
<thead>
<tr>
<th>Sub-opcode i field (5 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>SOPs</td>
<td>c field is sub-opcode2</td>
<td>See 16-Bit Single Operand Instructions table on page 159.</td>
</tr>
<tr>
<td>0x01</td>
<td>Instruction Error</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x02</td>
<td>SUB_S</td>
<td>b ← b - c</td>
<td>Subtract</td>
</tr>
<tr>
<td>0x03</td>
<td>Instruction Error</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x04</td>
<td>AND_S</td>
<td>b ← b and c</td>
<td>Logical bitwise AND</td>
</tr>
<tr>
<td>0x05</td>
<td>OR_S</td>
<td>b ← b or c</td>
<td>Logical bitwise OR</td>
</tr>
<tr>
<td>0x06</td>
<td>BIC_S</td>
<td>b ← b and not c</td>
<td>Logical bitwise AND with invert</td>
</tr>
<tr>
<td>0x07</td>
<td>XOR_S</td>
<td>b ← b exclusive-or c</td>
<td>Logical bitwise exclusive-OR</td>
</tr>
<tr>
<td>0x08</td>
<td>Instruction Error</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x09</td>
<td>Instruction Error</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A</td>
<td>Instruction Error</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0B</td>
<td>TST_S</td>
<td>b and c</td>
<td>Test</td>
</tr>
<tr>
<td>0x0C</td>
<td>MUL64_S</td>
<td>mules ← b * c</td>
<td>32 X 32 Multiply</td>
</tr>
<tr>
<td>0x0D</td>
<td>SEXB_S</td>
<td>b ← sexb(c)</td>
<td>Sign extend byte</td>
</tr>
<tr>
<td>0x0E</td>
<td>SEXW_S</td>
<td>b ← sexw(c)</td>
<td>Sign extend word</td>
</tr>
<tr>
<td>0x0F</td>
<td>EXTB_S</td>
<td>b ← extb(c)</td>
<td>Zero extend byte</td>
</tr>
<tr>
<td>0x10</td>
<td>EXTW_S</td>
<td>b ← extw(c)</td>
<td>Zero extend word</td>
</tr>
<tr>
<td>0x11</td>
<td>ABS_S</td>
<td>b ← abs(c)</td>
<td>Absolute</td>
</tr>
</tbody>
</table>
### Sub-opcode I field

<table>
<thead>
<tr>
<th>Sub-opcode</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x12</td>
<td>NOT_S</td>
<td>b ← not(c)</td>
<td>Logical NOT</td>
</tr>
<tr>
<td>0x13</td>
<td>NEG_S</td>
<td>b ← neg(c)</td>
<td>Negate</td>
</tr>
<tr>
<td>0x14</td>
<td>ADD1_S</td>
<td>b ← b + (c &lt;&lt; 1)</td>
<td>Add with left shift by 1</td>
</tr>
<tr>
<td>0x15</td>
<td>ADD2_S</td>
<td>b ← b + (c &lt;&lt; 2)</td>
<td>Add with left shift by 2</td>
</tr>
<tr>
<td>0x16</td>
<td>ADD3_S</td>
<td>b ← b + (c &lt;&lt; 3)</td>
<td>Add with left shift by 3</td>
</tr>
<tr>
<td>0x17</td>
<td>Instruction Error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x18</td>
<td>ASL_S</td>
<td>b ← b asl c</td>
<td>Multiple arithmetic shift left</td>
</tr>
<tr>
<td>0x19</td>
<td>LSR_S</td>
<td>b ← b lsr c</td>
<td>Multiple logical shift right</td>
</tr>
<tr>
<td>0x1A</td>
<td>ASR_S</td>
<td>b ← b asr c</td>
<td>Multiple arithmetic shift right</td>
</tr>
<tr>
<td>0x1B</td>
<td>ASL_S</td>
<td>b ← c + c</td>
<td>Arithmetic shift left by one</td>
</tr>
<tr>
<td>0x1C</td>
<td>ASR_S</td>
<td>b ← c asr 1</td>
<td>Arithmetic shift right by one</td>
</tr>
<tr>
<td>0x1D</td>
<td>LSR_S</td>
<td>b ← c lsr 1</td>
<td>Logical shift right by one</td>
</tr>
<tr>
<td>0x1E</td>
<td>TRAP_S</td>
<td>Trap</td>
<td>Raise Exception</td>
</tr>
<tr>
<td>0x1F</td>
<td>BRK_S</td>
<td>Break</td>
<td>Break (Encoding is 0x7FFF)</td>
</tr>
</tbody>
</table>

### Single Operand, Jumps and Special Format Instructions, 0x0F, [0x00, 0x00 - 0x07]

Syntax:

- **J_S<.d>** [b]
- **JL_S<.d>** [b]
- **SUB_S.ne** b,b,b

#### Table 72 16-Bit Single Operand Instructions

<table>
<thead>
<tr>
<th>Sub-opcode2&lt;.c field (3 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>J_S</td>
<td>pc ← b</td>
<td>Jump</td>
</tr>
<tr>
<td>0x01</td>
<td>J_S.D</td>
<td>pc ← b</td>
<td>Jump delayed</td>
</tr>
<tr>
<td>0x02</td>
<td>JL_S</td>
<td>blink ← pc; pc ← b</td>
<td>Jump and link</td>
</tr>
<tr>
<td>0x03</td>
<td>JL_S.D</td>
<td>blink ← pc; pc ← b</td>
<td>Jump and link delayed</td>
</tr>
<tr>
<td>0x04</td>
<td>Instruction Error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x05</td>
<td>Instruction Error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x06</td>
<td>SUB_S.NE</td>
<td>if (flags.Z==0) then b ← b - b</td>
<td>If Z flag is 0, clear register</td>
</tr>
<tr>
<td>0x07</td>
<td>ZOP_s</td>
<td>b field is sub-opcode3</td>
<td>See 16-Bit Zero Operand Instructions table on page 160</td>
</tr>
</tbody>
</table>
Zero Operand Instructions, 0x0F, [0x00, 0x07, 0x00 - 0x07]

Syntax:

NOP_S
UNIMP_S
J_S<d> [blink]
JEQ_S [blink]
JNE_S [blink]

Table 73 16-Bit Zero Operand Instructions

<table>
<thead>
<tr>
<th>Sub-opcode3 b field (3 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>NOP_S</td>
<td>nop</td>
<td>No operation</td>
</tr>
<tr>
<td>0x01</td>
<td>UNIMP_S</td>
<td>Instruction Error</td>
<td>Unimplemented Instruction</td>
</tr>
<tr>
<td>0x02</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x03</td>
<td></td>
<td>Instruction Error</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x04</td>
<td>JEQ_S [blink]</td>
<td>pc ← blink</td>
<td>Jump using blink register if equal</td>
</tr>
<tr>
<td>0x05</td>
<td>JNE_S [blink]</td>
<td>pc ← blink</td>
<td>Jump using blink register if not equal</td>
</tr>
<tr>
<td>0x06</td>
<td>J_S [blink]</td>
<td>pc ← blink</td>
<td>Jump using blink register</td>
</tr>
<tr>
<td>0x07</td>
<td>J_S.D [blink]</td>
<td>pc ← blink</td>
<td>Jump using blink register delayed</td>
</tr>
</tbody>
</table>

Load/Store with Offset, 0x10 - 0x16

The offset u[4:0] is data size aligned. Syntactically u7 should be multiples of 4, and u6 should be multiples of 2.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>l l l l</td>
<td>b b b c c u u u u</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Syntax:

LD_S c, [b, u7] (u7 must be 32-bit aligned)
LDB_S c, [b, u5]
LDW_S c, [b, u6] (u6 must be 16-bit aligned)
LDW_S.X c, [b, u6] (u6 must be 16-bit aligned)
ST_S c, [b, u7] (u7 must be 32-bit aligned)
STB_S c, [b, u5]
STW_S c, [b, u6] (u6 must be 16-bit aligned)
**Table 74 16-Bit Load and Store with Offset**

<table>
<thead>
<tr>
<th>Major opcode I field (5 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x10</td>
<td>LD_S</td>
<td>c ← mem[b + u7].l</td>
<td>Load long word</td>
</tr>
<tr>
<td>0x11</td>
<td>LDB_S</td>
<td>c ← mem[b + u5].b</td>
<td>Load unsigned byte</td>
</tr>
<tr>
<td>0x12</td>
<td>LDW_S</td>
<td>c ← mem[b + u6].w</td>
<td>Load unsigned word</td>
</tr>
<tr>
<td>0x13</td>
<td>LDW_S.X</td>
<td>c ← mem[b + u6].wx</td>
<td>Load signed word</td>
</tr>
<tr>
<td>0x14</td>
<td>ST_S</td>
<td>mem[b + u7].l ← c</td>
<td>Store long word</td>
</tr>
<tr>
<td>0x15</td>
<td>STB_S</td>
<td>mem[b + u5].b ← c</td>
<td>Store unsigned byte</td>
</tr>
<tr>
<td>0x16</td>
<td>STW_S</td>
<td>mem[b + u6].w ← c</td>
<td>Store unsigned word</td>
</tr>
</tbody>
</table>

**Shift/Subtract/Bit Immediate, 0x17, [0x00 - 0x07]**

<table>
<thead>
<tr>
<th>Sub-opcode2 i field (3 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ASL_S</td>
<td>b ← b asl u5</td>
<td>Multiple arithmetic shift left</td>
</tr>
<tr>
<td>0x01</td>
<td>LSR_S</td>
<td>b ← b lsr u5</td>
<td>Multiple logical shift left</td>
</tr>
<tr>
<td>0x02</td>
<td>ASR_S</td>
<td>b ← b asr u5</td>
<td>Multiple arithmetic shift right</td>
</tr>
<tr>
<td>0x03</td>
<td>SUB_S</td>
<td>b ← b - u5</td>
<td>Subtract</td>
</tr>
<tr>
<td>0x04</td>
<td>BSET_S</td>
<td>b ← b or 1&lt;&lt;u5</td>
<td>Bit set</td>
</tr>
<tr>
<td>0x05</td>
<td>BCLR_S</td>
<td>b ← b and not 1&lt;&lt;u5</td>
<td>Bit clear</td>
</tr>
<tr>
<td>0x06</td>
<td>BMSK_S</td>
<td>b ← b and ((1&lt;&lt;(u5+1))-1)</td>
<td>Bit mask</td>
</tr>
<tr>
<td>0x07</td>
<td>BTST_S</td>
<td>b and 1&lt;&lt;u5</td>
<td>Bit test</td>
</tr>
</tbody>
</table>
Stack Pointer Based Instructions, 0x18, [0x00 - 0x07]

Syntax:

LD_S b, [SP, u7]  \( (u7\) offset is 32-bit aligned) \\
LDB_S b, [SP, u7]  \( (u7\) offset is 32-bit aligned) \\
ST_S b, [SP, u7]  \( (u7\) offset is 32-bit aligned) \\
STB_S b, [SP, u7]  \( (u7\) offset is 32-bit aligned) \\
ADD_S b, SP, u7  \( (u7\) offset is 32-bit aligned) \\
ADD_S SP, SP, u7  \( (u7\) offset is 32-bit aligned) \\
SUB_S SP, SP, u7  \( (u7\) offset is 32-bit aligned) \\
POP_S b \\
PUSH_S b \\
PUSH_S BLINK

Table 76 16-Bit Stack Pointer based Instructions

<table>
<thead>
<tr>
<th>Sub-opcode i field (3 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>LD_S</td>
<td>b ← mem[SP + u7].l</td>
<td>Load long word sp-rel.</td>
</tr>
<tr>
<td>0x01</td>
<td>LDB_S</td>
<td>b ← mem[SP + u7].b</td>
<td>Load unsigned byte sp-rel.</td>
</tr>
<tr>
<td>0x02</td>
<td>ST_S</td>
<td>mem[SP + u7].l ← b</td>
<td>Store long word sp-rel.</td>
</tr>
<tr>
<td>0x03</td>
<td>STB_S</td>
<td>mem[SP + u7].b ← b</td>
<td>Store unsigned byte sp-rel.</td>
</tr>
<tr>
<td>0x04</td>
<td>ADD_S</td>
<td>b ← SP + u7</td>
<td>Add</td>
</tr>
<tr>
<td>0x05</td>
<td>ADD_S /SUB_S</td>
<td>sp ← sp + u7</td>
<td>See Table 77 on page 163</td>
</tr>
<tr>
<td>0x06</td>
<td>POP_S</td>
<td>Pop register from stack</td>
<td>See Table 78 on page 163</td>
</tr>
<tr>
<td>0x07</td>
<td>PUSH_S</td>
<td>Push register to stack</td>
<td>See Table 79 on page 163</td>
</tr>
</tbody>
</table>
Add/Subtract SP Relative, 0x18, [0x05, 0x00-0x07]

Table 77 16-Bit Add/Subtract SP relative Instructions

<table>
<thead>
<tr>
<th>Sub-opcode b field (3 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADD_S</td>
<td>sp ← sp + u7</td>
<td>Add immediate to SP</td>
</tr>
<tr>
<td>0x01</td>
<td>SUB_S</td>
<td>sp ← sp - u7</td>
<td>Subtract immediate from SP</td>
</tr>
<tr>
<td>0x02</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x07</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

POP Register from Stack, 0x18, [0x06, 0x00-0x1F]

Table 78 16-Bit POP register from stack instructions

<table>
<thead>
<tr>
<th>Sub-opcode u field (5 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x01</td>
<td>POP_S b</td>
<td>b ← mem[SP].l SP ← SP + 4</td>
<td>Pop register from stack</td>
</tr>
<tr>
<td>0x02</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x11</td>
<td>POP_S blink</td>
<td>blink ← mem[SP].l SP ← SP + 4 (b=reserved)</td>
<td>Pop blink from stack</td>
</tr>
<tr>
<td>0x12</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x1F</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

PUSH Register to Stack, 0x18, [0x07, 0x00-0x1F]

Table 79 16-Bit PUSH register to stack instructions

<table>
<thead>
<tr>
<th>Sub-opcode u field (5 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x01</td>
<td>PUSH_S b</td>
<td>SP ← SP - 4 mem[SP].l ← b</td>
<td>Push register to stack</td>
</tr>
<tr>
<td>0x02</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x10</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x11</td>
<td>PUSH_S blink</td>
<td>SP ← SP - 4 mem[SP].l ← blink (b=reserved)</td>
<td>Push blink to stack</td>
</tr>
</tbody>
</table>
Load/Add GP-Relative, 0x19, [0x00 - 0x03]

<table>
<thead>
<tr>
<th>Sub-opcode</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x12</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>…</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>0x1F</td>
<td>Instruction Error</td>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

The offset (s[8:0]) is shifted accordingly to provide the appropriate data size alignment.

Syntax:
- LD_S r0, [GP, s11] (32-bit aligned offset)
- LDB_S r0, [GP, s9] (8-bit aligned offset)
- LDW_S r0, [GP, s10] (16-bit aligned offset)
- ADD_S r0, GP, s11 (32-bit aligned offset)

Table 80 16-Bit GP Relative Instructions

<table>
<thead>
<tr>
<th>Sub-opcode</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>LD_S</td>
<td>r0 ← mem[GP + s11].l</td>
<td>Load gp-relative (32-bit aligned) to r0</td>
</tr>
<tr>
<td>0x01</td>
<td>LDB_S</td>
<td>r0 ← mem[GP + s9].b</td>
<td>Load unsigned byte gp-relative (8-bit aligned) to r0</td>
</tr>
<tr>
<td>0x02</td>
<td>LDW_S</td>
<td>r0 ← mem[GP +s10].w</td>
<td>Load unsigned word gp-relative (16-bit aligned) to r0</td>
</tr>
<tr>
<td>0x03</td>
<td>ADD_S</td>
<td>r0 ← GP + s11</td>
<td>Add gp-relative (32-bit aligned) to r0</td>
</tr>
</tbody>
</table>

Load PCL-Relative, 0x1A

The offset (u[7:0]) is shifted accordingly to provide the appropriate 32-bit data size alignment.

Syntax:
- LD_S b, [PCL, u10] (32-bit aligned offset)
Move Immediate, 0x1B

Syntax:
MOV_S b, u8

ADD/CMP Immediate, 0x1C, [0x00 - 0x01]

Syntax:
ADD_S b, b, u7
CMP_S b, u7

<table>
<thead>
<tr>
<th>Sub-opcode i field (1 bit)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>ADD_S</td>
<td>b ← b + u7</td>
<td>Add</td>
</tr>
<tr>
<td>0x01</td>
<td>CMP_S</td>
<td>b - u7</td>
<td>Compare</td>
</tr>
</tbody>
</table>

Branch on Compare Register with Zero, 0x1D, [0x00 - 0x01]

The target address is 16-bit aligned.

Syntax:
BREQ_S b, 0, s8
BRNE_S b, 0, s8

<table>
<thead>
<tr>
<th>Sub-opcode i field (1 bit)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>BREQ_S</td>
<td></td>
<td>Branch if register is zero</td>
</tr>
<tr>
<td>0x01</td>
<td>BRNE_S</td>
<td></td>
<td>Branch if register is non-zero</td>
</tr>
</tbody>
</table>
### Branch Conditionally, 0x1E, [0x00 - 0x03]

The target address is 16-bit aligned.

<table>
<thead>
<tr>
<th>Sub-opcode i field (2 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>B_S</td>
<td>Branch always</td>
<td></td>
</tr>
<tr>
<td>0x01</td>
<td>BEQ_S</td>
<td>Branch if equal</td>
<td></td>
</tr>
<tr>
<td>0x02</td>
<td>BNE_S</td>
<td>Branch if not equal</td>
<td></td>
</tr>
<tr>
<td>0x03</td>
<td>Bcc_S</td>
<td>See Bcc table</td>
<td></td>
</tr>
</tbody>
</table>

### Branch Conditionally with cc Field, 0x1E, [0x03, 0x00 - 0x07]

The target address is 16-bit aligned.

<table>
<thead>
<tr>
<th>Sub-opcode i field (3 bits)</th>
<th>Instruction</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>BGT_S</td>
<td>Branch if greater than</td>
<td></td>
</tr>
<tr>
<td>0x01</td>
<td>BGE_S</td>
<td>Branch if greater than or equal</td>
<td></td>
</tr>
</tbody>
</table>
0x02  BLT_S  Branch if less than
0x03  BLE_S  Branch if less than or equal
0x04  BHI_S  Branch if higher than
0x05  BHS_S  Branch if higher or the same
0x06  BLO_S  Branch if lower than
0x07  BLS_S  Branch if lower or the same

### Branch and Link Unconditionally, 0x1F

The target address can only target 32-bit aligned instructions.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
<td>s</td>
</tr>
</tbody>
</table>

**Syntax:**

BL_S  s13
This page is intentionally left blank.
Chapter 8 — Condition Codes

Introduction

The ARCompact based processor has an extensive instruction set most of which can be carried out conditionally or set the flags or both. Those instructions using short immediate data can not have a condition code test.

Branch, loop and jump instructions use the same condition codes as instructions. However, the condition code test for these jumps is carried out one stage earlier in the pipeline than other instructions. Therefore, a single cycle stall will occur if a jump is immediately preceded by an instruction that sets the flags.

Flag Setting

For those 32-bit instructions that are able to set the flags, updates will only occur if the set flags directive (.F) is used. For some instructions the only effect is to set the flags and not update any general purpose register. Such instructions include CMP, RCMP and TST.

For 16-bit instructions no flag setting will occur, except for a few instructions where flag setting is implicit e.g. BTST_S, CMP_S and TST_S.

Status Register

The status register contains the status flags. The status register (STATUS32), shown in Figure 45 on page 51, contains the following status flags for the condition codes: zero (Z), negative (N), carry (C) and overflow (V).

Status Flags Notation

In the instruction set details in the following chapters the following notation is used for status flags:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>Set if result is zero</td>
</tr>
<tr>
<td>N</td>
<td>Set if most significant bit of result is set</td>
</tr>
<tr>
<td>C</td>
<td>Set if carry is generated</td>
</tr>
<tr>
<td>V</td>
<td>Set if overflow is generated</td>
</tr>
</tbody>
</table>

The convention used for the effect of an operation on the status flags is:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>•</td>
<td>Set according to the result of the operation</td>
</tr>
<tr>
<td>-</td>
<td>Not affected by the operation</td>
</tr>
<tr>
<td>0</td>
<td>Bit cleared after the operation</td>
</tr>
<tr>
<td>1</td>
<td>Bit set after the operation</td>
</tr>
</tbody>
</table>
Condition Code Test

Table 85 on page 170 shows condition names and the conditions they test.

Table 85 Condition codes

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Condition</th>
<th>Test</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, RA</td>
<td>Always</td>
<td>1</td>
<td>0x00</td>
</tr>
<tr>
<td>EQ, Z</td>
<td>Zero</td>
<td>Z</td>
<td>0x01</td>
</tr>
<tr>
<td>NE, NZ</td>
<td>Non-Zero</td>
<td>/Z</td>
<td>0x02</td>
</tr>
<tr>
<td>PL, P</td>
<td>Positive</td>
<td>/N</td>
<td>0x03</td>
</tr>
<tr>
<td>MI, N</td>
<td>Negative</td>
<td>N</td>
<td>0x04</td>
</tr>
<tr>
<td>CS, C, LO</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
<td>0x05</td>
</tr>
<tr>
<td>CC, NC, HS</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
<td>0x06</td>
</tr>
<tr>
<td>VS, V</td>
<td>Over-flow set</td>
<td>V</td>
<td>0x07</td>
</tr>
<tr>
<td>VC, NV</td>
<td>Over-flow clear</td>
<td>/V</td>
<td>0x08</td>
</tr>
<tr>
<td>GT</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and /V and /Z)</td>
<td>0x09</td>
</tr>
<tr>
<td>GE</td>
<td>Greater than or equal to (signed)</td>
<td>(N and V) or (/N and /V)</td>
<td>0x0A</td>
</tr>
<tr>
<td>LT</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and V)</td>
<td>0x0B</td>
</tr>
<tr>
<td>LE</td>
<td>Less than or equal to (signed)</td>
<td>Z or (N and /V) or (/N and V)</td>
<td>0x0C</td>
</tr>
<tr>
<td>HI</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
<td>0x0D</td>
</tr>
<tr>
<td>LS</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
<td>0x0E</td>
</tr>
<tr>
<td>PNZ</td>
<td>Positive non-zero</td>
<td>/N and /Z</td>
<td>0x0F</td>
</tr>
</tbody>
</table>

NOTE  PNZ does not have an inverse condition.

The remaining 16 condition codes (10-1F) are available for extension and are used to:

- provide additional tests on the internal condition flags or
- test extension status flags from external sources or
- test a combination external and internal flags

For the ARCTangent-A5 and ARC 600 processors, if an extension condition code is used that is not implemented, then the condition code test will always return false (i.e. the opposite of AL - always).

For the ARC 700 processor, if an extension condition code is used that is not implemented then an Instruction Error exception will be raised.

NOTE  The implemented system may have extensions or customizations in this area, please see associated documentation.

Extended Arithmetic Condition Codes

The extended arithmetic library provides additional status flags in the AUX_MACMODE register which are set by the Extended Arithmetic Library instructions on page 126. See Extended Arithmetic Auxiliary Registers on page 62 for further details of the AUX_MACMODE register.
The following extension condition codes are available with the extended arithmetic library and may be used on any conditionally executable instruction to test the saturate bits:

**Table 86 Extended Arithmetic Condition Codes**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Condition</th>
<th>Test</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>Saturate Set</td>
<td>$S_1$ or $S_2$</td>
<td>0x10</td>
</tr>
<tr>
<td>SC</td>
<td>Saturate Clear</td>
<td>$/S_1$ and $/S_2$</td>
<td>0x11</td>
</tr>
</tbody>
</table>
This page is intentionally left blank.
Chapter 9 — Instruction Set Details

Instruction Set Details

This chapter lists the available instruction set in alphabetic order. The syntax and encoding examples list full syntax for each instruction, but excludes the redundant encoding formats. A full list of encoding formats can be found in Instruction Set Summary on page 93.

Both 32-bit and 16-bit instructions are available in the ARCompact ISA and are indicated using particular suffixes on the instruction as illustrated by the following syntax:

OP implies 32-bit instruction
OP_L indicates of 32-bit instruction.
OP_S indicates 16-bit instruction

If no suffix is used on the instruction then the implied instruction is 32-bit format.

The list of syntax conventions is shown in Table 28 on page 93. The encoding notation shown in Table 48 on page 134 and Table 49 on page 134.

List of Instructions

The ARCompact ISA has 32 base instruction opcodes with additional variations (including NOP) that provide a set of 86 arithmetic and logical instructions, load/store, and branch/jump instructions. 51 instructions are 32-bit and the remaining 35 instructions are 16-bit. The extended arithmetic library contains 13 instructions. The extension options provide an additional 4 instructions of 32-bit formats and 1 instruction in 16-bit format, giving a total of 104 instructions.

The ARC 700 processor additionally supports, 4 multiply instructions (as options) and 7 more basecase instructions. The 2 ARCTangent-A5 and ARC 600 multiply instructions are not supported, giving a total of 113 instructions.

The following table summarizes the 32-bit alongside the 16-bit instructions supported by the ARCompact ISA.

Table 87 List of Instructions

<table>
<thead>
<tr>
<th>32-Bit Instructions</th>
<th>Operation</th>
<th>16-Bit Instructions</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>Absolute value</td>
<td>ABS_S</td>
<td>Absolute value</td>
</tr>
<tr>
<td>ABSS</td>
<td>Absolute and saturate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ABSSW</td>
<td>Absolute and saturate of word</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>Add with carry</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>Add</td>
<td>ADD_S</td>
<td>Add</td>
</tr>
<tr>
<td>ADD1</td>
<td>Add with left shift by 1 bit</td>
<td></td>
<td>ADD1_S</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Add with left shift by 1 bits</td>
</tr>
<tr>
<td>32-Bit Instructions</td>
<td>Operation</td>
<td>16-Bit Instructions</td>
<td>Operation</td>
</tr>
<tr>
<td>---------------------</td>
<td>----------------------------------</td>
<td>---------------------</td>
<td>----------------------------------</td>
</tr>
<tr>
<td>ADD2</td>
<td>Add with left shift by 2 bits</td>
<td>ADD2_S</td>
<td>Add with left shift by 2 bits</td>
</tr>
<tr>
<td>ADD3</td>
<td>Add with left shift by 3 bits</td>
<td>ADD3_S</td>
<td>Add with left shift by 3 bits</td>
</tr>
<tr>
<td>ADDS</td>
<td>Add and saturate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDSDW</td>
<td>Add and saturate dual word</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AND</td>
<td>Logical AND</td>
<td>AND_S</td>
<td>Logical AND</td>
</tr>
<tr>
<td>ASL</td>
<td>Arithmetic Shift Left</td>
<td>ASL_S</td>
<td>Arithmetic Shift Left</td>
</tr>
<tr>
<td>ASLS</td>
<td>Arithmetic shift left and saturate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASR</td>
<td>Arithmetic Shift Right</td>
<td>ASR_S</td>
<td>Arithmetic Shift Right</td>
</tr>
<tr>
<td>ASRS</td>
<td>Arithmetic shift right and saturate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BBIT0</td>
<td>Branch if bit cleared to 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BBIT1</td>
<td>Branch if bit set to 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bcc</td>
<td>Branch if condition true</td>
<td>Bcc_S</td>
<td>Branch if condition true</td>
</tr>
<tr>
<td>BCLR</td>
<td>Clear specified bit (to 0)</td>
<td>BCLR_S</td>
<td>Clear specified bit (to 0)</td>
</tr>
<tr>
<td>BIC</td>
<td>Bit-wise inverted AND</td>
<td>BIC_S</td>
<td>Bit-wise inverted AND</td>
</tr>
<tr>
<td>BLcc</td>
<td>Branch and Link</td>
<td>BL_S</td>
<td>Branch and Link</td>
</tr>
<tr>
<td>BMSK</td>
<td>Bit Mask</td>
<td>BMSK_S</td>
<td>Bit Mask</td>
</tr>
<tr>
<td>BRcc</td>
<td>Branch on compare</td>
<td>BRcc_S</td>
<td>Branch on compare</td>
</tr>
<tr>
<td>BRK</td>
<td>Break (halt) processor</td>
<td>BRK_S</td>
<td>Break (halt) processor</td>
</tr>
<tr>
<td>BSET</td>
<td>Set specified bit (to 1)</td>
<td>BSET_S</td>
<td>Set specified bit (to 1)</td>
</tr>
<tr>
<td>BTST</td>
<td>Test value of specified bit</td>
<td>BTST_S</td>
<td>Test value of specified bit</td>
</tr>
<tr>
<td>BXOR</td>
<td>Bit XOR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>CMP_S</td>
<td>Compare</td>
</tr>
<tr>
<td>DIVAW</td>
<td>Division assist</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EX</td>
<td>Atomic Exchange</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXT</td>
<td>Unsigned extend</td>
<td>EXT_S</td>
<td>Unsigned extend</td>
</tr>
<tr>
<td>FLAG</td>
<td>Write to Status Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jcc</td>
<td>Jump</td>
<td>Jcc_S</td>
<td>Jump</td>
</tr>
<tr>
<td>JLcc</td>
<td>Jump and Link</td>
<td>JL_S</td>
<td>Jump and Link</td>
</tr>
<tr>
<td>LD</td>
<td>Load from memory</td>
<td>LD_S</td>
<td>Load from memory</td>
</tr>
<tr>
<td>LPcc</td>
<td>Loop (zero-overhead loops)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LR</td>
<td>Load from Auxiliary memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSR</td>
<td>Logical Shift Left</td>
<td>LSR_S</td>
<td>Logical Shift Right</td>
</tr>
<tr>
<td>MAX</td>
<td>Return Maximum</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MIN</td>
<td>Return Minimum</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>Move (copy) to register</td>
<td>MOV_S</td>
<td>Move (copy) to register</td>
</tr>
<tr>
<td>MUL64</td>
<td>32 x 32 Signed Multiply</td>
<td>MUL64_S</td>
<td>32 x 32 Multiply</td>
</tr>
<tr>
<td>MULU64</td>
<td>32 x 32 Unsigned Multiply</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPY</td>
<td>32 x 32 Signed Multiply (low)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPYH</td>
<td>32 x 32 Signed Multiply (high)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPYHU</td>
<td>32 x 32 Unsigned Multiply (high)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 32-Bit Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>16-Bit Instructions</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MPYU</strong></td>
<td>32 x 32 Unsigned Multiply (low)</td>
<td><strong>NEG_S</strong></td>
<td>Negate</td>
</tr>
<tr>
<td><strong>NEG</strong></td>
<td>Negate</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>NEGSW</strong></td>
<td>Negate and saturate of word</td>
<td><strong>NEG_S</strong></td>
<td>Negate</td>
</tr>
<tr>
<td><strong>NEG</strong></td>
<td>Negate and saturate</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>NORM</strong></td>
<td>Normalize to 32 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>NORMW</strong></td>
<td>Normalize to 16 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>NOT</strong></td>
<td>Logical bit inversion</td>
<td><strong>NOT_S</strong></td>
<td>Logical bit inversion</td>
</tr>
<tr>
<td><strong>OR</strong></td>
<td>Logical OR</td>
<td><strong>OR_S</strong></td>
<td>Logical OR</td>
</tr>
<tr>
<td><strong>PREFETCH</strong></td>
<td>Prefetch from memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RCMP</strong></td>
<td>Reverse Compare</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RLC</strong></td>
<td>Rotate Left through Carry</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RND16</strong></td>
<td>Round to word</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>ROR</strong></td>
<td>Rotate Right</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RRC</strong></td>
<td>Rotate Right through Carry</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RSUB</strong></td>
<td>Reverse Subtraction</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RTIE</strong></td>
<td>Return from Interrupt/Exception</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SAT16</strong></td>
<td>Saturate to word</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SBC</strong></td>
<td>Subtract with carry</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SEX</strong></td>
<td>Signed extend</td>
<td><strong>SEX_S</strong></td>
<td>Signed extend</td>
</tr>
<tr>
<td><strong>SLEEP</strong></td>
<td>Put processor in sleep mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SR</strong></td>
<td>Store to Auxiliary memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>ST</strong></td>
<td>Store to memory</td>
<td><strong>ST_S</strong></td>
<td>Store to memory</td>
</tr>
<tr>
<td><strong>SUB</strong></td>
<td>Subtract</td>
<td><strong>SUB_S</strong></td>
<td>Subtract</td>
</tr>
<tr>
<td><strong>SUB1</strong></td>
<td>Subtract with left shift by 1 bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SUB2</strong></td>
<td>Subtract with left shift by 2 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SUB3</strong></td>
<td>Subtract with left shift by 3 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SUBS</strong></td>
<td>Subtract and saturate</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SUBSDW</strong></td>
<td>Subtract and saturate dual word</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SWAP</strong></td>
<td>Swap 16 x 16</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SWI</strong></td>
<td>Software Interrupt</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SYNC</strong></td>
<td>Synchronize</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TRAP0</strong></td>
<td>Raise exception with param. 0</td>
<td><strong>TRAP_S</strong></td>
<td>Raise exception</td>
</tr>
<tr>
<td><strong>TST</strong></td>
<td>Test</td>
<td><strong>TST_S</strong></td>
<td>Test</td>
</tr>
<tr>
<td><strong>XOR</strong></td>
<td>Logical Exclusive-OR</td>
<td><strong>XOR_S</strong></td>
<td>Logical Exclusive-OR</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>NOP_S</strong></td>
<td>No Operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>POP_S</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>PUSH_S</strong></td>
<td>Store register value from stack</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>UNIMP_S</strong></td>
<td>Unimplemented Instruction</td>
</tr>
</tbody>
</table>
Alphabetic Listing

The instructions are arranged in alphabetical order. The instruction name is given at the top left and top right of the page, along with a brief instruction description, and instruction type.

The following terms are used in the description of each instruction.

- **Operation**: Operation of the instruction
- **Format**: Instruction format
- **Format Key**: Key for instruction operation
- **Syntax**: The syntax of the instruction and supported constructs
- **Instruction Code**: Layout of the field of the instruction
- **Flag Affected**: List of status flags that are affected
- **Related Instructions**: Instructions that are related
- **Description**: Full description of the instruction
- **Pseudo Code Example**: Operation of the instruction described in pseudo code
- **Assembly Code Example**: A simple coding example
ABS

Absolute Arithmetic Operation

Operation:
dest ← ABS(src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
ABS = Take Absolute Value of Source

Syntax:
With Result
ABS<.f> b,c
ABS<.f> b,u6
ABS<.f> b,limm
ABS_S b,c

Without Result
ABS<.f> 0,c
ABS<.f> 0,u6
ABS<.f> 0,limm

Flag Affected (32-Bit):
Z • = Set if result is zero
N • = Set if src = 0x8000 0000
C • = MSB of src
V • = Set if src = 0x8000 0000

Key:
L = Limm Data

Related Instructions:
SEXB
EXTB
SEXW
EXTW
NEG

Description:
Take the absolute value that is found in the source operand (src) and place the result into the destination register (dest). The carry flag reflects the state of the most significant bit found in the source register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
alu = 0 - src
if src[31]==1 then
  dest = alu
else
  dest = src
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = if src==0x8000_0000 then 1 else 0
  C_flag = src[31]
  V_flag = if src==0x8000_0000 then 1 else 0
/* ABS */

Assembly Code Example:
ABS r1,r2
; Take the absolute value of
; r2 and write result into r1
ABSS

Absolute with Saturation

Extended Arithmetic Operation

Operation:
dest ← sat_{32} (abs(src))

Format:
inst dest, src

Format Key:
dest = Destination Register
src = Source Operand 1

Syntax:

With Result
ABSS.<f> b,c 0010111000101111F111CCCCCC0000101
ABSS.<f> b,u6 0010111001101111F111uuuuuu0000101
ABSS.<f> b,limm 0010111000101111F111111110000101

Without Result
ABSS.<f> 0,c 0010110000101111F111CCCCCC0000101
ABSS.<f> 0,u6 0010110001101111F111uuuuuu0000101
ABSS.<f> 0,limm 0010110000101111F111111110000101

Flag Affected (32-Bit):  

\[
\begin{align*}
Z &= \text{Set if input is zero} \\
N &= \text{Set if most significant bit of input is set} \\
C &= \text{Unchanged} \\
V &= \text{Set if input is 0x8000_0000} \text{ otherwise cleared} \\
S &= \text{Set if input is 0x8000_0000 (‘sticky’ saturation)} \\
\end{align*}
\]

NOTE: In contrast with other instructions, the value of the input operand is used to set the flags.

Related Instructions:
SAT16  ABSSW  
RND16  NEGSW

Description:
Obtain the absolute value of long word operand and place the result in the destination register. Note that, the absolute value of 0x8000_0000 yields 0x7FFF_FFFF. Both saturation flags S1 and S2 will be set if the result of the instruction saturates. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

```c
if src <= 0x7FFF_FFFF  /* ABSS */
    sat = 0
    dest = src
else
    sat = 0
dest = 0 - src
if src==0x8000_0000
    sat = 1
    dest = 0x7FFF_FFFF
if F==1 then
    Z_flag = if src==0 then 1 else 0
    N_flag = src[31]
    V_flag = sat
    S_flag = S_flag || sat
```

/* Using unsigned arithmetic */
**Assembly Code Example:**

```
ABSS r1,r2  ; Take the absolute saturated value of
            ; r2 and write result into r1
```
ABSSW

Absolute Word with Saturation
Extended Arithmetic Operation

Operation:
dest ← sat_{16} (abs(src.low))

Format:
inst dest, src

Format Key:
dest = Destination Register
src = Source Operand 1

Syntax:
With Result Instruction Code
ABSSW<.f> b,c 00101bbb00101111FBBBCCCCCCCC000100
ABSSW<.f> b,u6 00101bbb01101111FBBBuuuuuu000100
ABSSW<.f> b,limm 00101bbb00101111FBBB111110000100

Without Result
ABSSW<.f> 0,c 0010111000101111F111CCCCCC000100
ABSSW<.f> 0,u6 0010111001101111F111uuuuuu000100
ABSSW<.f> 0,limm 0010111000101111F111111110000100

Flag Affected (32-Bit): Key:
Z \( \bullet \) = Set if input is zero
N \( \bullet \) = Set if most significant bit of input is set
C = Unchanged
V \( \bullet \) = Set if input is 0x8000 otherwise cleared
S \( \bullet \) = Set if input is 0x8000 (‘sticky’ saturation)

L = Limm Data

NOTE In contrast with other instructions, the value of the input operand is used to set the flags.

Related Instructions:
SAT16 ABSS
RND16 NEGSW

Description:
Obtain the result is the absolute value of least significant word (LSW) of the source operand. Note that the absolute value of 0xFFFF_8000 yields 0x0000_7FFF. Both saturation flags S1 and S2 will be set if the result of the instruction saturates. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
src16 = src & 0x0000_FFFF
if src16 <= 0x7FFF
    sat = 0
    dest = src16
else
    sat = 0
    dest = src16 = src16 - src16
if sat = 0x8000
    sat = 1
    dest = 0x0000_7FFF
if F==1 then
    Z_flag = if src==0 then 1 else 0
    N_flag = src[31]
    V_flag = sat
    S_flag = S_flag || sat

/* ABSSW */
// Using
// unsigned
// pseudo
// arithmetic

ARCompact™ Programmer's Reference
Assembly Code Example:
ABSSW r1,r2 ; Take the LSW absolute saturated value of
             ; r2 and write result into r1
ADC

Addition with Carry
Arithmetic Operation

Operation:
if (cc=true) then dest ← src1 + src2 + carry

Format:
inst dest, src1, src2

Format Key:
dest  = Destination Register
src1  = Source Operand 1
src2  = Source Operand 2
cc    = Condition code

Syntax:
With Result
ADC<.f> a,b,c 00100b0000001FBBBCCCCC]AAAAAA
ADC<.f> a,b,u6 00100b0100001FBBBuuuuu]AAAAAA
ADC<.f> b,b,s12 00100b1000001FBBBsssss]SSSSSS
ADC<.cc><.f> b,b,c 00100b1100001FBBBCCCCC]QQQQQ
ADC<.cc><.f> b,b,u6 00100b1100001FBBBuuuuu]QQQQQ
ADC<.f> a,limm,c 00100b1100001FBBBllll]CCCCC]AAAAA L
ADC<.f> a,b,limm 00100b1100001FBBBl11110]AAAAA L
ADC<.cc><.f> b,b,limm 00100b1100001FBBBllll]111110]QQQQQ L

Without Result
ADC<.f> 0,b,c 00100b0000001FBBBCCCCC]11110
ADC<.f> 0,b,u6 00100b0100001FBBBuuuuu]11110
ADC<.f> 0,b,limm 00100b0000001FBBBllll]11110
ADC<.cc><.f> 0,limm,c 00100b1100001FBBBllll]111110]QQQQQ L

Flag Affected (32-Bit):     Key:
Z  •  = Set if result is zero      L = Limm Data
N  •  = Set if most significant bit of result is set
C  •  = Set if carry is generated
V  •  = Set if overflow is generated

Related Instructions:
ADD ADD2
ADD1 ADD3

Description:
Add source operand 1 (src1) and source operand 2 (src2) and carry, and place the result in the
destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then /* ADC */
    dest = src1 + src2 + C_flag
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = Carry()
    V_flag = Overflow()

Assembly Code Example:
ADC r1,r2,r3 ; Add r2 to r3 with carry and
; write result into r1
ADD

Addition
Arithmetic Operation

Operation:
if (cc=true) then dest ← src1 + src2

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code

Syntax:
With Result

ADD<.f> a,b,c 00100bbb00000000FBBCCCCCAAAAAA
ADD<.f> a,b,u6 00100bbb01000000FBBuusuuaAAAAAA
ADD<.f> b,b,s12 00100bbb10000000FBBsssssSSSSSS
ADD<.cc><.f> b,b,c 00100bbb11000000FBBCCCCCOQQQQQ
ADD<.cc><.f> b,b,u6 00100bbb11000000FBBuuuuu0QQQQQ
ADD<.f> a,limm,c 01101000000111111111111111AA
ADD<.f> a,b,limm 011100bbb00000000FBB111111AAAAAA
ADD<.cc><.f> b,b,limm 011000bbb11000000FBB1111110QQQQQ
ADD_S a,b,c 01100bbbccc11aaa
ADD_S c,b,u3 011100bbbccc00uuu
ADD_S b,b,h 011100bbhhhh0HHHH
ADD_S b,b,limm 011100bb1100111
ADD_S b,sp,u7 110000bbb100uuuu
ADD_S sp,sp,u7 11000000101uuuuu
ADD_S r0,gp,s11 1100111ssssssss
ADD_S b,b,u7 111000bbb0uuuuuu

Without Result

ADD<.f> 0,b,c 00100bbb00000000FBBCCCCCI111110
ADD<.f> 0,b,u6 00100bbb01000000FBBuuuuu11111111
ADD<.f> 0,b,limm 00100bbb00000000FBB1111111111
ADD<.cc><.f> 0,limm,c 001000110000000F111CCCCOOQQQQ

Flag Affected (32-Bit):

Z ● = Set if result is zero
N ● = Set if most significant bit of result is set
C ● = Set if carry is generated
V ● = Set if overflow is generated

Key:
L = Limm Data

Related Instructions:
ADC
ADD2
ADD1
ADD3

Description:
Add source operand 1 (src1) to source operand 2 (src2) and place the result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.
NOTE For the 16-bit encoded instructions that work on the stack pointer (SP) or global pointer (GP) the offset is aligned to 32-bit. For example ADD_S sp, sp. u7 only needs to encode the top 5 bits since the bottom 2 bits of u7 are always zero because of the 32-bit data alignment.

Pseudo Code Example:
if cc==true then
dest = src1 + src2
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  C_flag = Carry()
  V_flag = Overflow()

Assembly Code Example:
ADD r1,r2,r3 ; Add contents of r2 with r3
            ; and write result into r1
**ADD1**

Addition with Scaled Source

Arithmetic Operation

**Operation:**
if (cc=true) then dest ← src1 + (src2 << 1)

**Format:**
inst dest, src1, src2

**Format Key:**
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code

**Syntax:**

<table>
<thead>
<tr>
<th>With Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD1&lt;.f&gt;</td>
<td>a,b,c</td>
</tr>
<tr>
<td>ADD1&lt;.f&gt;</td>
<td>a,b,u6</td>
</tr>
<tr>
<td>ADD1&lt;.f&gt;</td>
<td>b,b,s12</td>
</tr>
<tr>
<td>ADD1&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,c</td>
</tr>
<tr>
<td>ADD1&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,u6</td>
</tr>
<tr>
<td>ADD1&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,limm</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Without Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD1&lt;.f&gt;</td>
<td>0,b,c</td>
</tr>
<tr>
<td>ADD1&lt;.f&gt;</td>
<td>0,b,u6</td>
</tr>
<tr>
<td>ADD1&lt;.f&gt;</td>
<td>0,b,limm</td>
</tr>
<tr>
<td>ADD1&lt;.cc&gt;&lt;.f&gt;</td>
<td>0,limm,c</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

- **Z** = Set if result is zero
- **N** = Set if most significant bit of result is set
- **C** = Set if carry is generated
- **V** = Set if overflow is generated from the ADD part of the instruction

**Key:**

- **L** = Limm Data

**Related Instructions:**

- ADD
- ADD2
- ADD3

**Description:**
Add source operand 1 (src1) to a scaled version of source operand 2 (src2) (src2 left shifted by 1). Place the result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```c
if cc=true then /* ADD1 */
    shiftedsrc2 = src2 << 1
    dest = src1 + shiftedsrc2
    if F==1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]
        C_flag = Carry()
        V_flag = (src1[31] AND shiftedsrc2[31] and NOT dest[31])
        ) OR ( NOT src1[31] AND NOT shiftedsrc2[31] and dest[31])
```
Assembly Code Example:
ADD1 r1, r2, r3 ; Add contents of r3 shifted
              ; left one bit to r2
              ; and write result into r1
ADD2

Addition with Scaled Source

Arithmetic Operation

Operation:
if (cc=true) then dest ← src1 + (src2 << 2)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code

Syntax:
With Result
ADD2<.f> a,b,c 00100bbb00010101FBBCCCCCAAAAAA
ADD2<.f> a,b,u6 00100bbb0010101FBBuuuuuuAAAAAA
ADD2<.f> b,b,s12 00100bbb01010101FBBssssssSSSSSS
ADD2<.cc><.f> b,b,c 00100bbb11010101FBBCCCCCC0QQQQ
ADD2<.cc><.f> b,b,u6 00100bbb11010101FBBuuuuuu1QQQQQ
ADD2<.f> a,limm,c 0010011000010101F111CCCCCCAAAAAA L
ADD2<.f> a,b,limm 00100bbb00010101FBBB11110AAAAAA L
ADD2<.cc><.f> b,b,limm 00100bbb11010101FBB1111100QQQQQ L
ADD2_S b,b,c 01111bbbccc10101

Without Result
ADD2<.f> 0,b,c 00100bbb00010101FBBCCCCCAAAAAA
ADD2<.f> 0,b,u6 00100bbb0010101FBBuuuuuuAAAAAA
ADD2<.f> 0,b,limm 00100bbb00010101FBBB111110AAAAAA L
ADD2<.cc><.f> 0,limm,c 0010011011010101F111CCCCCC0QQQQQ L
ADD2<.f> a,limm,c 00100bbb00010101FBBB111110AAAAAA
ADD2<.f> a,b,limm 00100bbb00010101FBBB111110AAAAAA L
ADD2<.cc><.f> 0,limm,c 0010011011010101F111CCCCCC0QQQQQ L

Flag Affected (32-Bit):
Z ● = Set if result is zero
N ● = Set if most significant bit of result is set
C ● = Set if carry is generated
V ● = Set if overflow is generated from the ADD part of the instruction

Key:
L = Limm Data

Related Instructions:
ADD
ADC
ADD1
ADD2
ADD3

Description:
Add source operand 1 (src1) to a scaled version of source operand 2 (src2) (src2 left shifted by 2). Place the result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc=true then
    shiftedsrc2 = (src2 << 2)
    dest = src1 + shiftedsrc2
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = Carry()
    V_flag = (src1[31] AND shiftedsrc2[31] and NOT dest[31]) OR
            ( NOT src1[31] AND NOT shiftedsrc2[31] and dest[31])
**Assembly Code Example:**

ADD2 r1, r2, r3  ; Add contents of r3 shifted left two bits to r2  
                 ; and write result into r1
ADD3

Addition with Scaled Source

Arithmetic Operation

Operation:
if (cc=true) then dest ← src1 + (src2 << 3)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code

Syntax:
With Result
ADD3<.f> a,b,c
ADD3<.f> a,b,u6
ADD3<.f> b,b,s12
ADD3<.cc><.f> b,b,c
ADD3<.cc><.f> b,b,u6
ADD3<.f> a,limm,c
ADD3<.f> a,limm,u6
ADD3<.f> 0,b,c
ADD3<.f> 0,b,u6
ADD3<.f> 0,b,limm
ADD3<.cc><.f> 0,limm,c

Without Result
ADD3<.f> 0,b,c
ADD3<.f> 0,b,u6
ADD3<.f> 0,b,limm
ADD3<.cc><.f> 0,limm,c

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
</tr>
<tr>
<td>N</td>
</tr>
<tr>
<td>C</td>
</tr>
<tr>
<td>V</td>
</tr>
<tr>
<td>L</td>
</tr>
</tbody>
</table>

Related Instructions:
ADD
ADC
ADD1
ADD2

Description:
Add source operand 1 (src1) to a scaled version of source operand 2 (src2) (src2 left shifted by 3).
Place the result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then
    shiftedsrc2 = src2 << 3
    dest = src1 + shiftedsrc2
    if F==1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]
        C_flag = Carry()
        V_flag = (src1[31] AND shiftedsrc2[31] and NOT dest[31]) OR
                 ( NOT src1[31] AND NOT shiftedsrc2[31] and dest[31])
/* ADD3 */
Assembly Code Example:
ADD3 r1,r2,r3 ; Add contents of r3 shifted
            ; left three bits to r2
            ; and write result into r1
ADDS

Signed Add with Saturation
Extended Arithmetic

Operation:
dest ← sat32 (src1 + src2)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:

With Result

ADDS<.f> a,b,c 00101bbb00000110FBBBCCCCCCAAAAAA
ADDS<.f> a,b,u6 00101bbb01000110FBBBuuuuuuAAAAAA
ADDS<.f> b,b,s12 00101bbb10000110FBBBssssssSSSSSS
ADDS<.cc><.f> b,b,c 00101bbb11000110FBBBCCCCCC0QQQQQ
ADDS<.cc><.f> b,b,u6 00101bbb11000110FBBBuuuuu1QQQQQ
ADDS<.f> a,limm,c 0010111000000110F111CCCCCCAAAAAA L
ADDS<.f> a,b,limm 0010111000000110FBBB111110AAAAAA L
ADDS<.cc><.f> b,b,limm 0010111011000110FBBB111101QQQQQ L

Without Result

ADDS<.f> 0,b,c 00101bbb00000110FBBBCCCCCC111111
ADDS<.f> 0,b,u6 00101bbb01000110FBBBuuuuu111111
ADDS<.f> 0,limm 00101bbb00000110FBBB111111AAAAAA L
ADDS<.cc><.f> 0,limm,c 0010111011000110F111CCCCCC0QQQQQ L

Flag Affected (32-Bit):

Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated from the add
V • = Set if result saturated, otherwise cleared
S • = Set if result saturated (‘sticky’ saturation)

Key:

L = Limm Data

Related Instructions:

SUBS
ADDS DW

Description:
Perform a signed addition of the two source operands. If the result overflows, limit it to the maximum signed value. Both saturation flags S1 and S2 will be set if the result of the instruction saturates. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then
  /* ADDS */
  dest = src1 + src2
  sat = sat32(dest)
  if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = 0
    V_flag = sat
    S_flag = s_flag || sat
Assembly Code Example:
ADDS r1, r2, r3  ; Add contents of r2 with r3
               ; and write result into r1
ADDSDW

Signed Add with Saturation Dual Word
Extended Arithmetic Operation

Operation:
Dest ← sat₁₆(src1.high+src2.high): sat₁₆(src1.low+src2.low)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result - only flags will be set
ADDSDW<.f> a,b,c 00101bb00101000FBBCCCCCAAAAAA
ADDSDW<.f> a,b,u6 00101bb0101000FBBuuuulAAAAAA
ADDSDW<.f> b,b,s12 00101bb10101000FBBssssssSSSSS
ADDSDW<.cc><.f> b,b,c 00101bb1101000FBBCCCCCOQQQQ L
ADDSDW<.cc><.f> b,b,u6 00101bb11101000FBBuuuulQQQQQ
ADDSDW<.cc><.f> b,b,limm 00101bb1101000FBB111110QQQQQ L
ADDSDW<.f> a,limm,c 00101bb00101000FBBCCCC0QQQQQ L
ADDSDW<.f> a,b,limm 00101bb0101000FBBuuuul0QQQQQ L
ADDSDW<.cc><.f> b,b,limm 00101bb11101000FBB111110QQQQQ L

Without Result
ADDSDW<.f> 0,b,c 00101bb00101000FBBCCCC111110 L
ADDSDW<.f> 0,b,u6 00101bb0101000FBBuuuul111110 L
ADDSDW<.cc><.f> 0,limm,c 00101bb00101000FBBCCCC0QQQQQ L
ADDSDW<.cc><.f> 0,limm,c 00101bb0101000FBB111110QQQQQ L

Flag Affected (32-Bit):

Z  • = Set if result is zero
N  • = Set if most significant bit of result is set
C  = Unchanged
V  • = Set if result saturated, otherwise cleared
S  • = Set if result saturated (‘sticky’ saturation)

Key:
L = Limm Data

Related Instructions:
SUBSDW
ADD
SUBS
ADDS

Description:
Perform a signed dual-word addition of the two source operands. If the result overflows, limit it to the maximum signed value. The saturation flags S1 and S2 will be set according to the result of the channel 1 (high 16-bit) and channel 2 (low 16-bit) calculations respectively. Any flag updates will only occur if the set flags suffix (.F) is used.

Assembly Code Example:
ADDSDW r₁,r₂,r₃ ;
AND

Bitwise AND Operation
Logical Operation

Operation:
if (cc=true) then dest ← src1 AND src2

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code

Syntax:
With Result

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND&lt;.f&gt;</td>
<td>a,b,c</td>
</tr>
<tr>
<td>AND&lt;.f&gt;</td>
<td>a,b,u6</td>
</tr>
<tr>
<td>AND&lt;.f&gt;</td>
<td>b,b,s12</td>
</tr>
<tr>
<td>AND&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,c</td>
</tr>
<tr>
<td>AND&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,u6</td>
</tr>
<tr>
<td>AND&lt;.f&gt;</td>
<td>a,limm,c</td>
</tr>
<tr>
<td>AND&lt;.f&gt;</td>
<td>a,b,limm</td>
</tr>
<tr>
<td>AND&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,limm</td>
</tr>
<tr>
<td>AND_S</td>
<td>b,b,c</td>
</tr>
</tbody>
</table>

Without Result

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND&lt;.f&gt;</td>
<td>0,b,c</td>
</tr>
<tr>
<td>AND&lt;.f&gt;</td>
<td>0,b,u6</td>
</tr>
<tr>
<td>AND&lt;.f&gt;</td>
<td>0,b,limm</td>
</tr>
<tr>
<td>AND&lt;.cc&gt;&lt;.f&gt;</td>
<td>0,limm,c</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit): Key:

<table>
<thead>
<tr>
<th>Flag</th>
<th>Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>0</td>
</tr>
<tr>
<td>N</td>
<td>1</td>
</tr>
<tr>
<td>C</td>
<td>L</td>
</tr>
<tr>
<td>V</td>
<td>L</td>
</tr>
</tbody>
</table>

Key:

- L = Limm Data

Related Instructions:

OR
XOR
BIC

Description:
Logical bitwise AND of source operand 1 (src1) with source operand 2 (src2) with the result written to the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

```plaintext
if cc==true then
    dest = src1 AND src2
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
```

Assembly Code Example:

```assembly
AND r1,r2,r3 ; AND contents of r2 with r3
            ; and write result into r1
```
**ASL**

**Arithmetic Shift Left**

**Logical Operation**

**Operation:**
\[ \text{dest} \leftarrow \text{src} + \text{src} \]

**Format:**
\[ \text{inst dest, src} \]

**Format Key:**
- \text{dest} = Destination Register
- \text{src} = Source Operand

**Syntax:**
- **With Result**
  - \text{ASL.<f> b,c} \[00100\text{bbb}00101111\text{FBBBccccccc}000000\]
  - \text{ASL.<f> b,u6} \[00100\text{bbb}01101111\text{FBBuuuuuu000000}\]
  - \text{ASL.<f> b,limm} \[00100\text{bbb}01101111\text{FBB111110000000} \text{L}\]
  - \text{ASL_S b,c} \[01111\text{bbbccc11011}\]

- **Without Result**
  - \text{ASL.<f> 0,c} \[001001100101111\text{F111ccccccc}000000\]
  - \text{ASL.<f> 0,u6} \[0010011001101111\text{F111uuuuuu000000}\]
  - \text{ASL.<f> 0,limm} \[001001100101111\text{F111111110000000}\]

**Flag Affected (32-Bit):**
- \text{Z} = Set if result is zero
- \text{N} = Set if most significant bit of result is set
- \text{C} = Set if carry is generated
- \text{V} = Set if the sign bit changes after a shift

**Related Instructions:**
- ASR
- LSR
- ROR
- RRC
- ASL multiple
- ASR multiple
- ROR multiple
- LSR multiple

**Description:**
Arithmetically left shift the source operand (src) by one and place the result into the destination register (dest). An ASL operation is effectively accomplished by adding the source operand upon itself (src + src), with the result being written into the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```plaintext
dest = src + src /* ASL */
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  C_flag = Carry()
  V_flag = Overflow()
```

**Assembly Code Example:**

```plaintext
ASL r1,r2 ; Arithmetic shift left contents of r2 by one bit and write result into r1
```
ASL multiple

Multiple Arithmetic Shift Left
Logical Operation

Operation:
if (cc=true) then dest ← arithmetic shift left of src1 by src2

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result
ASL<.f> a,b,c 00101bbb00000000FBBBCCCCCAAAAAA
ASL<.f> a,b,u6 00101bbb01000000FBBBuuuuuAAAAAA
ASL<.f> b.b,s12 00101bbb10000000FBBBssssssSSSSSS
ASL<.cc><.f> b,b,c 00101bbb11000000FBBBCCCCC0QQQQQ
ASL<.cc><.f> b,b,u6 00101bbb11000000FBBBuuuuu1QQQQQ
ASL<.f> a,limm,c 0010111000000000F111CCCCCAAAAAA L
ASL<.f> a,b,limm 00101bbb00000000FBBB111110AAAAAA L
ASL<.cc><.f> b,b,limm 00101bbb11000000FBBB1111100QQQQQ L
ASL_S c.b,u3 01101bbbccc10uuu
ASL_S b,b,c 01111bbbccc11000
ASL_S b.b,u5 10111bbb000uuuu

Without Result
ASL<.f> 0,b,c 00101bbb00000000FBBBCCCCC111110
ASL<.f> 0,b,u6 00101bbb01000000FBBBuuuuu111110
ASL<.cc><.f> 0,limm,c 0010111011000000F111CCCCC0QQQQQ L

Flag Affected (32-Bit):
Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated
V □ = Unchanged

Related Instructions:
ASR LSR
ROR RRC
ASR multiple LSR multiple
ROR multiple

Description:
Arithmetically, shift left src1 by src2 places and place the result in the destination register. Only the bottom 5 bits of src2 are used as the shift value. Any flag updates will only occur if the set flags suffix (.F) is used.
**Pseudo Code Example:**

if cc==true then

    dest = src1 << (src2 & 31)  /* ASL */

if F==1 then

    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = if src2==0 then 0 else src1[32-src2]

**Assembly Code Example:**

    ASL r1,r2,r3  ; Arithmetic shift left
                   ; contents of r2 by r3 bits
                   ; and write result into r1
ASLS

Arithmetic +/- Shift Left with Saturation
Extended Arithmetic Operation

Operation:
dest ← sat_{32} (src1 \ll src2)

Positive src2:
dest ← arithmetic shift left of src1 by src2 with saturation on the result.

Negative src2:
dest ← arithmetic shift right of src1 by -src2.

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result Instruction Code
ASLS.<f> a,b,c 00101_{bb}00001010FBBCCCCCAAAAA
ASLS.<f> a,b,u6 00101_{bb}01001010FBBuuuuuAAAAAA
ASLS.<f> b,b,s12 00101_{bb}10001010FBBssssssSSSSSS
ASLS.<cc><f> b,b,c 00101_{bb}11001010FBBCCCCCOQQQQ
ASLS.<cc><f> b,b,u6 00101_{bb}11001010FBBuuuuuQQQQ
ASLS.<f> a,limm,c 00101_{bb}1100001010FBBCCCCCAAAAA L
ASLS.<f> a,limm,b 00101_{bb}1100001010FBB111110AAAAAA L
ASLS.<cc><f> b,b,limm 00101_{bb}11001010FBBCCCCCAAAAA L
Without Result Instruction Code
ASLS.<f> 0,b,c 00101_{bb}00001010FBBCCCC111110
ASLS.<f> 0,b,u6 00101_{bb}01001010FBBuuuuu111110
ASLS.<cc><f> 0,limm,c 00101_{bb}11011001010FBB111110QQQQ L

Flag Affected (32-Bit):
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Unchanged
V = Set if result saturated, otherwise cleared
S = Set if result saturated (‘sticky’ saturation)

Key:
L = Limm Data

Related Instructions:
ASRS ASL
Description:
a) If src2 is positive, with a value in the range 0 <= operand2 <= 31, arithmetically shift src1 left by
src2 places. The result is saturated and then placed in the destination register.

When src2 is larger than 31, the result is set to 0x7FFF_FFF and 0x8000_0000 (saturation) for
positive non-zero and negative input respectively.

b) If src2 is negative, with a value in the range -31 <= operand2 < 0, arithmetically shift src1 right by
-src2 places (positive right shift) and placed in the destination register.

When src2 is less than -31, src2 is set to –31, ensuring a maximum right shift of 31 places.

Both saturation flags S1 and S2 will be set if the result of the instruction saturates. Any flag updates
will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
```
if cc==true then
  if src2 > 0x0000_001F and src2 < 0x7FFF_FFFF /* ASLS */
    tempdest = src1 << 0x0000_001F /* Multiple */
  if src2 > 0x8000_0000 and src2 < 0xFFFFFFFF /* Saturated */
    tempdest = src1 << src2 /* using */
  if src2 <= 0 and src2 < 0x0000_001F /* unsigned */
    tempdest = src1 << src2 /* pseudo code */
if src2 < 0 and src2 >= 0xFFFFFFE1
  tempdest = src1 >> (0 - src2)
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
```

Assembly Code Example:
```
; 0 <= operand2 <= 31 : Arithmetically shift left operand1
; by operand2 places with saturation:
ASLS r0, 0x00001111, 1 ; Yields r0=0x0000_2222
ASLS r0, 0x00001111, 2 ; Yields r0=0x0000_4444
ASLS r0, 0x00001111, 3 ; Yields r0=0x0000_8888
ASLS r0, 0x10001111, 1 ; Yields r0=0x2000_2222
ASLS r0, 0x10001111, 2 ; Yields r0=0x4000_4444
ASLS r0, 0x10001111, 3 ; Yields r0=0x7FFF_FFFF (saturation)
ASLSF r0, 0x10001111, 3 ; Yields r0=0x7fff_ffff
  (saturation, V and S flags are set)
ASLS r0, 0x10001111, 31 ; Yields r0=0x7FFF_FFFF (saturation)
  (Operand2 > 31 : Result is set to 0x7FFF_FFFF or
  0x8000_0000 (saturation) for positive (non-zero)
  and negative input respectively.
ASLS r0, 0x00000001, 33 ; Yields r0=0x7FFF_FFFF
  (saturate to largest positive value)
ASLS r0, 0xFFFFFFFF, 33 ; Yields r0=0x8000_0000
  (saturate to largest negative value)
; Supports ASRS with negative shift (operand2):
ASLS r0, r1, -1 ; in effect performs asrs r0, r1, 1
ASLS r0, 0x00000000, -1 ; Yields r0=0x0000_0888
ASLS r0, 0x00000000, -12 ; Yields r0=0x0000_0001
ASLS r0, 0x00000000, -13 ; Yields r0=0x0000_0000
ASLS r0, 0xFFFFEEE, -1 ; Yields r0=0xFFFF_F777
ASLS r0, 0xFFFFEEE, -12 ; Yields r0=0xFFFF_FFFF
ASLS r0, 0xFFFFEEE, -13 ; Yields r0=0xFFFF_FFFF (sign filled)
```
ASR

Arithmetic Shift Right
Logical Operation

Operation:
dest ← src >> 1

Format:

Format Key:
dest = Destination Register
src = Source Operand

Syntax:

With Result
ASR<.f> b,c
00100 bbb00101111FBBBCCCCC000001
ASR<.f> b,u6
00100 bbb0101111FBBBuuuuuu000001
ASR<.f> b,limm
00100 bbb00101111FBBB111110000001 L
ASR_S b,c
01111 bbbcccc11100

Without Result
ASR<.f> 0,c
0010011001011111F111CCCCCC000001
ASR<.f> 0,u6
0010011001101111F111uuuuuu000001
ASR<.f> 0,limm
0010011001011111F111111110000001 L

Flag Affected (32-Bit):

Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated
V = Unchanged

Related Instructions:

ASL LSR
ROR RRC
ASL multiple ASR multiple
ROR multiple LSR multiple

Description:
Arithmetically right shift the source operand (src) by one and place the result into the destination register (dest). The sign of the source operand is retained in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

dest = src >> 1 /* ASR */
if src[31]==1 then dest[31] = 1
if F==1 then
Z_flag = if dest==0 then 1 else 0
N_flag = dest[31]
C_flag = src[0]

Assembly Code Example:

ASR r1,r2 ; Arithmetic shift right
; contents of r2 by one bit
; and write result into r1
## ASR multiple

### Multiple Arithmetic Shift Right

#### Logical Operation

**Operation:**

if (cc=true) then dest ← arithmetic shift right of src1 by src2

![Diagram of arithmetic shift right](image)

**Format:**

inst dest, src1, src2

**Format Key:**

- dest = Destination Register
- src1 = Source Operand 1
- src2 = Source Operand 2

**Syntax:**

**With Result**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR&lt;.f&gt; a,b,c</td>
<td>001011bbb0000010FBBBCCCCCCAAAAAA</td>
</tr>
<tr>
<td>ASR&lt;.f&gt; a,b,u6</td>
<td>001011bbb01000010FBBBuuuuuuAAAAAA</td>
</tr>
<tr>
<td>ASR&lt;.f&gt; b,b,s12</td>
<td>001011bbb10000010FBBBssssssSSSSSS</td>
</tr>
<tr>
<td>ASR&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
<td>001011bbb11000010FBBBCCCCCCQQQQQQ</td>
</tr>
<tr>
<td>ASR&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
<td>001011bbb11000010FBBBuuuuuu1QQQQQ</td>
</tr>
<tr>
<td>ASR&lt;.f&gt; a,limm,c</td>
<td>0010111000000010FBBBBBBBBBBBBBBBB</td>
</tr>
<tr>
<td>ASR&lt;.f&gt; a,limm</td>
<td>0010111000000010FBBBBBBBBBBBBBBBB</td>
</tr>
<tr>
<td>ASR&lt;.cc&gt;&lt;.f&gt; b,limm</td>
<td>0010111000000010FBBBBBBBBBBBBBBBB</td>
</tr>
<tr>
<td>ASR_S c,b,u3</td>
<td>01101bbbcc11uuu</td>
</tr>
<tr>
<td>ASR_S b,b,c</td>
<td>01111bbbcccc11010</td>
</tr>
<tr>
<td>ASR_S b,b,u5</td>
<td>10111bbb0010uuuuu</td>
</tr>
</tbody>
</table>

**Without Result**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASR&lt;.f&gt; 0,b,c</td>
<td>001011bbb0000010FBBBBBBBBBBBBBBBB</td>
</tr>
<tr>
<td>ASR&lt;.f&gt; 0,b,u6</td>
<td>001011bbb01000010FBBBBBBBBBBBBBBBB</td>
</tr>
<tr>
<td>ASR&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
<td>0010111011000010FBBBBBBBBBBBBBBBB</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

<table>
<thead>
<tr>
<th>Z</th>
<th>= Set if result is zero</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>= Set if most significant bit of result is set</td>
</tr>
<tr>
<td>C</td>
<td>= Set if carry is generated</td>
</tr>
<tr>
<td>V</td>
<td>= Unchanged</td>
</tr>
</tbody>
</table>

**Key:**

- L = Limm Data

**Related Instructions:**

- ASL
- LSR
- ROR
- RRC
- ASR multiple
- LSR multiple
- ROR multiple

**Description:**

Arithmetically, shift right src1 by src2 places and place the result in the destination register. Only the bottom 5 bits of src2 are used as the shift value. Any flag updates will only occur if the set flags suffix (.F) is used.
**Pseudo Code Example:**

```
if cc=true then /* ASR */
dest = ((signed)src1) >> (src2 & 31) /* Multiple */
if F=1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  C_flag = if src2==0 then 0 else src1[src2-1]
```

**Assembly Code Example:**

```
ASR r1,r2,r3 ; Arithmetic shift right
            ; contents of r2 by r3 bits
            ; and write result into r1
```
**ASRS**

**Arithmetic +/- Shift Right with Saturation**

**Extended Arithmetic Operation**

**Operation:**

\[ \text{dest} \leftarrow \text{sat}_{32} (\text{src1} >> \text{src2}) \]

Positive src2: \( \text{dest} \leftarrow \text{arithmetic shift right of src1 by src2} \)

Negative src2: \( \text{dest} \leftarrow \text{arithmetic shift left of src1 by } -\text{src2 with saturation} \)

**Format:**

\[ \text{inst dest, src1, src2} \]

**Format Key:**

- \( \text{dest} = \text{Destination Register} \)
- \( \text{src1} = \text{Source Operand 1} \)
- \( \text{src2} = \text{Source Operand 2} \)

**Syntax:**

**With Result**

\[
\begin{align*}
\text{ASRS}<.f> & \quad a,b,c \\
00101 & \quad bbb0001011FFBBCCCCCAAAAAA
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.f> & \quad a,b,u6 \\
00101 & \quad bbb0101111FFBuuuuuuuAAA
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.f> & \quad b,b,s12 \\
00101 & \quad bbb1001011FFBssssssSSSSSS
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.cc><.f> & \quad b,b,c \\
00101 & \quad bbb1101011FFBBCCCCCC0QQQQQ
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.cc><.f> & \quad b,b,u6 \\
00101 & \quad bbb1101011FFBBuuuuu1QQQQQ
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.f> & \quad a,limm,c \\
00101 & \quad bbb1100001011F111CCCCCAAAAAA L
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.f> & \quad a,limm,u6 \\
00101 & \quad bbb0001011FFBBuuuuuu111110 L
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.cc><.f> & \quad b,limm,c \\
00101 & \quad bbb1101011FFBB11111000QQQQQ L
\end{align*}
\]

**Without Result**

\[
\begin{align*}
\text{ASRS}<.f> & \quad 0,b,c \\
00101 & \quad bbb0001011FBBBCCCCCC111110
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.f> & \quad 0,b,u6 \\
00101 & \quad bbb0101111FFBuuuuuu111110
\end{align*}
\]

\[
\begin{align*}
\text{ASRS}<.cc><.f> & \quad 0,limm,c \\
00101 & \quad 110101101111110F111CCCCCC0QQQQQ L
\end{align*}
\]

**Flag Affected (32-Bit):**

\[
\begin{align*}
\text{Z} & = \text{Set if result is zero} \\
\text{N} & = \text{Set if most significant bit of result is set} \\
\text{C} & = \text{Unchanged} \\
\text{V} & = \text{Set if result saturated, otherwise cleared} \\
\text{S} & = \text{Set if result saturated (‘sticky’ saturation)}
\end{align*}
\]

**Key:**

- \( L = \text{Limm Data} \)

**Related Instructions:**

- **ASLS**
- **ASR**

**Description:**

a) If src2 is positive, with a value in the range \( 0 \leq \text{src2} \leq 31 \), arithmetically shift src1 right by src2 places and put the result in the destination register.
NOTE  When src2 is larger than 31, src2 is set to 31, ensuring a maximum right shift of 31 places.

b) If src2 is negative with a value in the range -31 <= src2 <= 0, arithmetically shift src1 left by src2 places (positive left shift). Result is saturated and then placed in the destination register.

When src2 is less than -31, the result is set to 0xFFFF_FFFF and 0x8000_0000 (saturation) for positive non-zero and negative input respectively.

Both saturation flags S1 and S2 will be set if the result of the instruction saturates. Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**
```java
if cc==true then
  if src2 > 0x0000_001F and src2 < 0x7FFF_FFFF /* ASRS */
    tempdest = src1 >> 0x0000_001F /* Multiple */
  if src2 > 0x8000_0000 and src2 < 0xFFFFFFE1 /* Saturated */
    tempdest = src1 >> src2 /* using */
  if src2 >= 0 and src2 <= 0x0000_001F /* unsigned */
    tempdest = src1 << src2 /* pseudo code */
  if src2 < 0 and src2 >= 0xFFFFFFE1
    tempdest = src1 >> (0 - src2)
  if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
```

**Assembly Code Example:**
```assembly
; 0 <= operand2 <= 31 : Arithmetically shift right operand1 by operand2 places:
ASRS r0, 0x00001111, 1 ; Yields r0=0x0000_0888
ASRS r0, 0x00001111, 2 ; Yields r0=0x0000_0444
ASRS r0, 0x00001111, 3 ; Yields r0=0x0000_0222

; Operand2 > 31 : The number of right shifts is limited to 31 places.
ASRS r0, 0x7FFFFFFF, 33 ; Yields r0=0x0000_0000
ASRS r0, 0x80000000, 33 ; Yields r0=0x0000_FFFF

; Supports ASLS with negative shift (operand2).
; For shifts in the range -31 <= operand2 <= 0,
; arithmetically shift left operand1 by operand2 places (positive left shift). In the case of overflow result is saturated.
ASRS r0, r1, -1 ; In effect performs ASLS r0, r1, 1
ASRS r0, 0x0000_1111, -1 ; Yields r0=0x0000_2222
ASRS r0, 0x1000_1111, -3 ; Yields r0=0x7FFF_FFFF (saturation)
ASRS.f r0, 0x1000_1111, -3 ; Yields r0=0x7FFF_FFFF ; (saturation, V and S flags are set)
ASRS r0, 0xFFFF_FF00, -31 ; Yields r0=0x8000_0000

; when -operand2 is larger than 31, result is set to 0x7FFFFFFF and 0x8000_0000 (saturation) for positive (non-zero) and negative input respectively.
```
**BBIT0**

**Branch on Bit Test Clear**

**Branch Operation**

**Operation:**
if \((\text{src1 AND } 2^{\text{src2}}) = 0\) then \(\text{cPC} \leftarrow \text{cPCL+rd}\)

**Format:**
\(\text{inst src1, src2, rd}\)

**Format Key:**
- \(\text{src1} = \) Source Operand 1
- \(\text{src2} = \) Source Operand 2
- \(\text{rd} = \) Relative Displacement
- \(\text{cPC} = \) Current Program Counter
- \(\text{cPCL} = \) Current Program Counter (Address from the 1st byte of the instruction, 32-bit aligned)
- \(\text{nPC} = \) Next PC
- \(\text{dPC} = \) Next PC + 4 (address of the 2nd following instruction)

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BBIT0&lt;.d&gt; b,c,s9</td>
</tr>
<tr>
<td>BBIT0&lt;.d&gt; b,u6,s9</td>
</tr>
</tbody>
</table>

**Instruction Code**

<table>
<thead>
<tr>
<th>Delay Slot Mode</th>
<th>N Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ND</td>
<td>0</td>
<td>Only execute next instruction when not branching (default, if no &lt;.d&gt; field syntax)</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>Always execute next instruction</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**
- \(\text{Z} = \) Unchanged
- \(\text{N} = \) Unchanged
- \(\text{C} = \) Unchanged
- \(\text{V} = \) Unchanged

**Key:**
- \(\text{L} = \) Limm Data

**Related Instructions:**
- BBIT1
- BRcc

**Description:**
Test a bit within source operand 1 (src1) to see if it is clear (0). Source operand 2 (src2) explicitly specifies the bit-position that is to be tested within source operand 1 (src1). Only the bottom 5 bits of src2 are used as the bit position. If the condition is true, branch from the current PC (actually PCL) with the displacement value specified in the source operand (rd).

The branch target address can be 16-bit aligned. Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction. The status flags are not updated with this instruction.

To take advantage of the ARC 600 branch prediction unit, it is preferable to use a negative displacement with a frequently taken BRcc, BBIT0 or BBIT1 instruction, and a positive displacement with one that is rarely taken.

For the ARC 600 processor, r63 (PCL) should not be used as a source operand in a branch on compare instruction (BBIT0, BBIT1, or BRcc).

Pseudo Code Example:
if (src1 & (1 << (src2 & 31)))==0 then /* BBIT0 */
  if N=1 then
    DelaySlot(nPC)
    KillDelaySlot(dPC)
    PC = cPCL + rd
  else
    PC = nPC

Assembly Code Example:
BBIT0 r1,9,label ; Branch to label if bit 9
                ; of r1 is clear
BBIT1

Branch on Bit Test Set

Branch Operation

Operation:
if (src1 AND 2^{src2}) = 1 then cPC ← cPCL+rd

Format:
inst src1, src2, rd

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2
rd = Relative Displacement
cPC = Current Program Counter
cPCL = Current Program Counter (Address from the 1^{st} byte of the instruction, 32-bit aligned)
nPC = Next PC
dPC = Next PC + 4 (address of the 2^{nd} following instruction)

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>BBIT1&lt;.d&gt; b,c,s9</th>
<th>BBIT1&lt;.d&gt; b,u6,s9</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>00001bb sssssss</td>
<td>00001bb sssssss</td>
</tr>
<tr>
<td></td>
<td>BBBCC CCCCN01111</td>
<td>BBBuuuuuuN11111</td>
</tr>
</tbody>
</table>

Delay Slot Modes <.d>:

<table>
<thead>
<tr>
<th>Delay Slot Mode</th>
<th>N Flag Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ND</td>
<td>0 Only execute next instruction when not branching (default, if no &lt;.d&gt; field syntax)</td>
</tr>
<tr>
<td>D</td>
<td>1 Always execute next instruction</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Z</th>
<th>Unchanged</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>Unchanged</td>
</tr>
<tr>
<td>C</td>
<td>Unchanged</td>
</tr>
<tr>
<td>V</td>
<td>Unchanged</td>
</tr>
</tbody>
</table>

Key:

L = Limm Data

Related Instructions:

BBIT0  BRcc

Description:
Test a bit within source operand 1 (src1) to see if it is set (1). Source operand 2 (src2) explicitly specifies the bit-position that is to be tested within source operand 1 (src1). Only the bottom 5 bits of src2 are used as the bit position. If the condition is true, branch from the current PC (actually PCL) with the displacement value specified in the source operand (rd).

The branch target address can be 16-bit aligned. Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction. The status flags are not updated with this instruction.

To take advantage of the ARC 600 branch prediction unit, it is preferable to use a negative displacement with a frequently taken BRcc, BBIT0 or BBIT1 instruction, and a positive displacement with one that is rarely taken.

For the ARC 600 processor, r63 (PCL) should not be used as a source operand in a branch on compare instruction (BBIT0, BBIT1, or BRcc).

Pseudo Code Example:
\[
\text{if } (\text{src1} \& (1 \ll (\text{src2} \& 31)))! = 0 \text{ then } \text{ /* BBIT1 */} \\
\text{if } N=1 \text{ then} \\
\quad \text{DelaySlot}(\text{npc}) \\
\quad \text{KillDelaySlot}(\text{dpc}) \\
\quad \text{PC} = \text{cpc} + \text{rd} \\
\text{else} \\
\quad \text{PC} = \text{npc}
\]

Assembly Code Example:
```
BBIT1 r1,9,label ; Branch to label if bit 9
                 ; of r1 is set
```
Bcc

Branch Conditionally
Branch Operation

Operation:
if (cc=true) then cPC ← (cPCL+rd)

Format:
inst rel_addr

Format Key:
rd = Relative Displacement
cPC = Current Program Counter
cPCL = Current Program Counter (Address from the 1st byte of the instruction, 32-bit aligned)
rel_addr = cPCL+rd
nPC = Next PC
cc = Condition Code

Syntax:
Branch Instruction Code
B<cc><.d> s21
00000 ssssssssssssssssssnQQQQ
Branch Far (Unconditional)
B<.d> s25
00000 ssssssssssssssssssnRtttt

Delay Slot Modes <.d>:
<table>
<thead>
<tr>
<th>Delay Slot Mode</th>
<th>N Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ND</td>
<td>0</td>
<td>Only execute next instruction when not branching (default, if no &lt;.d&gt; field syntax)</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>Always execute next instruction</td>
</tr>
</tbody>
</table>

Condition Codes <cc>:
<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, RA</td>
<td>00000</td>
<td>Always</td>
<td>1</td>
<td>VC, NV</td>
<td>01000</td>
<td>Over-flow clear (signed)</td>
<td>/V</td>
</tr>
<tr>
<td>EQ, Z</td>
<td>00001</td>
<td>Zero</td>
<td>Z</td>
<td>GT</td>
<td>01001</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and /V and /Z)</td>
</tr>
<tr>
<td>NE, NZ</td>
<td>00010</td>
<td>Non-Zero</td>
<td>/Z</td>
<td>GE</td>
<td>01010</td>
<td>Greater than or equal to (signed)</td>
<td>(N and V) or (/N and /V)</td>
</tr>
<tr>
<td>PL, P</td>
<td>00011</td>
<td>Positive</td>
<td>/N</td>
<td>LT</td>
<td>01011</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and V)</td>
</tr>
<tr>
<td>MI, N</td>
<td>00100</td>
<td>Negative</td>
<td>N</td>
<td>LE</td>
<td>01100</td>
<td>Less than or equal to (signed)</td>
<td>Z or (N and /V) or (/N and V)</td>
</tr>
<tr>
<td>CS, C, LO</td>
<td>00101</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
<td>HI</td>
<td>01101</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
</tr>
<tr>
<td>CC, NC, HS</td>
<td>00110</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
<td>LS</td>
<td>01110</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
</tr>
<tr>
<td>VS, V</td>
<td>00111</td>
<td>Over-flow set</td>
<td>V</td>
<td>PNZ</td>
<td>01111</td>
<td>Positive non-zero</td>
<td>/N and /Z</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):
| Z | = Unchanged |
| N | = Unchanged |
| C | = Unchanged |

Key:
[ ] = Unchanged
L = Limm Data
V = Unchanged

**Related Instruction:**
- **BLcc**
- **Bcc_S**

**Description:**
When a conditional branch is used and the specified condition is met (cc = true), program execution is resumed at location PC (actually PCL) + relative displacement, where PC is the address of the Bcc instruction. The conditional branch instruction has a maximum range of +/- 1MByte, and the target address is 16-bit aligned.

The unconditional branch far format has a maximum branch range of +/- 16Mbytes. Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction. The status flags are not updated with this instruction.

**CAUTION**

The ARC 700 processor will raise an **Illegal Instruction Sequence** exception if an executed delay slot contains:
- Another jump or branch instruction
- Conditional loop instruction (**LPcc**)
- Return from interrupt (**RTIE**)
- Any instruction with long-immediate data as a source operand

**Pseudo Code Example:**
```python
if cc==true then
  if N=1 then
    DelaySlot(nPC)
    PC = cPC + rd
  else
    PC = nPC
endif
/* Bcc */
```

**Assembly Code Example:**
```assembly
BEQ label ; Branch to label if Z flag is set
BPL.D label ; Branch to label and execute the instruction in the delay slot if N flag is clear
```
Bcc_S

16-Bit Branch

Branch Operation

Operation:
if (cc=true) then cPC ← (cPCL+rd)

Format:
inst rel_addr

Format Key:
rd = Relative Displacement
cPC = Current Program Counter
cPCL = Current Program Counter (Address from the 1st byte of the instruction, 32-bit aligned)
rel_addr = cPCL+rd
nPC = Next PC
cc = Condition Code

Syntax:
Branch Conditionally

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BEQ_S</td>
<td>Branch if Equal</td>
<td>1111001ssssssss</td>
</tr>
<tr>
<td>BNE_S</td>
<td>Branch if Not Equal</td>
<td>1111010ssssssss</td>
</tr>
<tr>
<td>BGT_S</td>
<td>Branch if Greater Than</td>
<td>1111011000ssss</td>
</tr>
<tr>
<td>BGE_S</td>
<td>Branch if Greater Than or Equal</td>
<td>1111011001ssss</td>
</tr>
<tr>
<td>BLT_S</td>
<td>Branch if Less Than</td>
<td>1111011010ssss</td>
</tr>
<tr>
<td>BLE_S</td>
<td>Branch if Less Than or Equal</td>
<td>1111011011ssss</td>
</tr>
<tr>
<td>BHI_S</td>
<td>Branch if Higher Than</td>
<td>1111011100ssss</td>
</tr>
<tr>
<td>BHS_S</td>
<td>Branch if Higher than or the Same</td>
<td>1111011101ssss</td>
</tr>
<tr>
<td>BLO_S</td>
<td>Branch if Lower than</td>
<td>1111011110ssss</td>
</tr>
<tr>
<td>BLS_S</td>
<td>Branch if Lower or the Same</td>
<td>1111011111ssss</td>
</tr>
</tbody>
</table>

Branch Always

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>B_S</td>
<td>Branch if Equal</td>
<td>1111000ssssssss</td>
</tr>
</tbody>
</table>

Conditions:

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Z</th>
<th>N</th>
<th>C</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Key:

L = Limm Data
Related Instructions:
Bcc  BRcc

Description:
A branch is taken from the current PC with the displacement value specified in the source operand (rd) when a condition(s) are met, depending upon the instruction type used.

When using the B_S instruction a branch is always executed from the current PC, 32-bit aligned, with the displacement value specified in the source operand (rd).

For all branch types, the branch target is 16-bit aligned. The status flags are not updated with this instruction.


Pseudo Code Example:

```c
if cc==true then  /* Bcc_S */
    KillDelaySlot(nPC)
    PC = cPCL + rd
else
    PC = nPC
```

Assembly Code Example:

```assembly
BEQ_S label ; Branch to label if Z flag is set
BPL_S label ; Branch to label if N flag is clear
```
BCLR

Bit Clear
Logical Operation

Operation:
if (cc=true) then dest ← (src1 AND (NOT 2^{src2}))

Format:
inst dest, src1, src2

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2
dest = Destination
cc = Condition Code

Syntax:

With Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100bb00010000FBBBCCCCC00000000</td>
<td>BCLR&lt;.f&gt; a,b,c</td>
</tr>
<tr>
<td>00100bb01010000FBBBuuuuuuAAA</td>
<td>BCLR&lt;.f&gt; a,b,u6</td>
</tr>
<tr>
<td>00100bb11101000FBBBCCCCC00000000</td>
<td>BCLR&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
</tr>
<tr>
<td>00100bb11101000FBBBuuuuuu1QQQQ</td>
<td>BCLR&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
</tr>
<tr>
<td>00100110001000FBBBCCCCC00000000</td>
<td>BCLR&lt;.f&gt; a,limm,c</td>
</tr>
<tr>
<td>10111bb1101uuuu</td>
<td>BCLR_S b,b,u5</td>
</tr>
</tbody>
</table>

Without Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100bb00010000FBBBCCCCC11111111</td>
<td>BCLR&lt;.f&gt; 0,b,c</td>
</tr>
<tr>
<td>00100bb01010000FBBBuuuuuu111110</td>
<td>BCLR&lt;.f&gt; 0,b,u6</td>
</tr>
<tr>
<td>00100bb11101000FBBBuuuuuu111110</td>
<td>BCLR&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Key</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>Set if result is zero</td>
</tr>
<tr>
<td>N</td>
<td>Set if most significant bit of result is set</td>
</tr>
<tr>
<td>C</td>
<td>Unchanged</td>
</tr>
<tr>
<td>V</td>
<td>Unchanged</td>
</tr>
</tbody>
</table>

Related Instructions:

<table>
<thead>
<tr>
<th>Related Instruction</th>
<th>Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSET</td>
<td></td>
</tr>
<tr>
<td>BXOR</td>
<td></td>
</tr>
<tr>
<td>BTST</td>
<td></td>
</tr>
<tr>
<td>BMSK</td>
<td></td>
</tr>
</tbody>
</table>

Description:
Clear (0) an individual bit within the value that is specified by source operand 1 (src1). Source operand 2 (src2) contains a value that explicitly defines the bit-position that is to be cleared in source operand 1 (src1). Only the bottom 5 bits of src2 are used as the bit value. The result is written into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

```plaintext
if cc==true then /* BCLR */
    dest = srcl AND NOT(1 << (src2 & 31))
    if F==1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]
BCLR r1,r2,r3 ; Clear bit r3 of r2
    ; and write result into r1
```
BIC

Bitwise AND Operation with Inverted Source

Arithmetic Operation

Operation:
if (cc=true) then dest ← src1 AND NOT src2

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
scr1 = Source Operand 1
scr2 = Source Operand 2
cc = Condition code

Syntax:
With Result
BIC<.f> a,b,c
BIC<.f> a,b,u6
BIC<.f> b,b,c
BIC<.f> b,b,u6
BIC<.cc><.f> b,b,c
BIC<.cc><.f> b,b,u6
BIC<.f> a,limm,c
BIC<.f> a,b,limm
BIC<.cc><.f> b,b,limm
BIC_S b,b,c

Without Result
BIC<.f> 0,b,c
BIC<.f> 0,b,u6
BIC<.f> 0,b,limm
BIC<.cc><.f> 0,limm,c

Flag Affected (32-Bit):
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Key:
L = Limm Data

Related Instructions:
AND
OR
XOR

Description:
Logical bitwise AND of source operand 1 (scr1) with the inverse of source operand 2 (src2) with the result written to the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then
    dest = src1 AND NOT src2
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]

Assembly Code Example:
BIC r1,r2,r3 ; AND r2 with the NOT of r3
            ; and write result into r1
**BLcc**

**Branch and Link**

**Branch Operation**

**Operation:**
if \((cc=true)\) then \((cPC \leftarrow \text{cPCL} + \text{rd})\) & \((r31 \leftarrow \text{nPC} \text{ or } \text{dPC})\)

**Format:**

`inst rel_addr`

**Format Key:**

- `rel_addr` = \(\text{cPCL} + \text{Relative Displacement}\)
- `rd` = \(\text{Relative Displacement}\)
- `cc` = \(\text{Condition Code}\)
- `cPC` = \(\text{Current Program Counter}\)
- `cPCL` = \(\text{Current Program Counter (Address from the 1st byte of the instruction, 32-bit aligned)}\)
- `nPC` = \(\text{Next PC}\)
- `dPC` = \(\text{Next PC} + 4\) (address of the 2nd following instruction)

**Syntax:**

**Branch and Link**

- **Conditional**
  - `BL<.cc><.d>`

- **Far**
  - `BL<.d>`

- **(Unconditional)**

**Branch and Link**

- **(Unconditional)**
  - `BL_S`

**Delay Slot Modes `<.d>`:**

| ND | 0 | Next PC | Only execute next instruction when not branching *(if no `<.d>` field syntax)* |
| D  | 1 | 2nd following PC | Always execute next instruction |

**Condition Codes `<cc>`:**

<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, RA</td>
<td>000000</td>
<td>Always</td>
<td>1</td>
<td>VC, NV</td>
<td>01000</td>
<td>Over-flow clear</td>
<td>/V</td>
</tr>
<tr>
<td>EQ, Z</td>
<td>00001</td>
<td>Zero</td>
<td>Z</td>
<td>GT</td>
<td>01001</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and /V and /Z)</td>
</tr>
<tr>
<td>NE, NZ</td>
<td>00010</td>
<td>Non-Zero</td>
<td>/Z</td>
<td>GE</td>
<td>01010</td>
<td>Greater than or equal to (signed)</td>
<td>(N and V) or (/N and /V)</td>
</tr>
<tr>
<td>PL, P</td>
<td>00011</td>
<td>Positive</td>
<td>/N</td>
<td>LT</td>
<td>01011</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and V)</td>
</tr>
<tr>
<td>MI, N</td>
<td>00100</td>
<td>Negative</td>
<td>N</td>
<td>LE</td>
<td>01100</td>
<td>Less than or equal to (signed)</td>
<td>Z or (N and /V) or (/N and V)</td>
</tr>
<tr>
<td>CS, C, LO</td>
<td>00101</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
<td>HI</td>
<td>01101</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
</tr>
<tr>
<td>CC, NC, HS</td>
<td>00110</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
<td>LS</td>
<td>01110</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
</tr>
</tbody>
</table>
**Code** | **Q Field** | **Description** | **Test** | **Code** | **Q Field** | **Description** | **Test**
---|---|---|---|---|---|---|---
VS, V | 00111 | Over-flow set | V | PNZ | 01111 | Positive non-zero | /N and /Z

**Flag Affected (32-Bit):**

| Z | = Unchanged |
| N | = Unchanged |
| C | = Unchanged |
| V | = Unchanged |

**Key:**

| L | = Limm Data |

**Related Instructions:**

Bcc_S, JLcc

**Description:**

When a conditional branch and link is used and the specified condition is met (cc = true), program execution is resumed at location PC, 32-bit aligned, + relative displacement, where PC is the address of the BLcc instruction. Parallel to this, the return address is stored in the link register BLINK (r31). This address is taken either from the first instruction following the branch (current PC) or the instruction after that (next PC) according to the delay slot mode (.d).

**CAUTION**


The ARC 700 processor will raise an **Illegal Instruction Sequence** exception if an executed delay slot contains:

- Another jump or branch instruction
- Conditional loop instruction (LPcc)
- Return from interrupt (RTIE)
- Any instruction with long-immediate data as a source operand

The conditional branch and link instruction has a maximum branch range of +/- 1MByte. The unconditional branch far format has a maximum branch range of +/- 16Mbytes. The target address for any branch and link instruction must be 32-bit aligned.

Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction. The status flags are not updated with this instruction.

**NOTE**

Since the 16-bit encoded instructions the target address is aligned to 32-bit, a special encoding allows for a larger branch displacement. For example BL_S s13 only needs to encode the top 11 bits since the bottom 2 bits of s13 are always zero because of the 32-bit data alignment.

**Pseudo Code Example:**

```plaintext
if cc==true then
  if N=1 then
    BLINK = dPC
    DelaySlot(nPC)
  else
    BLINK = nPC
    PC = cPCL + rd
  else
    PC = nPC
/* BLcc */
```

**Assembly Code Example:**

BLEQ label ; if the Z flag is set then  
; branch and link to label  
; and store the return address in BLINK
BMSK

Bit Mask
Logical Operation

Operation:
if (cc=true) then dest ← src1 AND ((2^{(src2+1)})-1)

Format:
inst dest, src1, src2

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2 (Mask Value)
dest = Destination
cc = Condition Code

Syntax:
With Result
Instruction Code
BMSK<.f> a,b,c 00100bbb00010011FBBBCCCCC0AAAAAA
BMSK<.f> a,b,u6 00100bbb10100111FBBBuuuuuAAAAAA
BMSK<.cc><.f> b,b,c 00100bbb11010011FBBBCCCCCQQQQQ
BMSK<.cc><.f> b,b,u6 00100bbb11100111FBBBuuuuu1QQQQQ
BMSK<.f> a,limm,c 001001100010011F111CCCCC0AAAAAA
BMSK_S b,b,u5 10111bbb110uuuuu
Without Result
BMSK<.f> 0,b,c 00100bbb00010011FBBBCCCCC111110
BMSK<.f> 0,b,u6 00100bbb10100111FBBBuuuuu111110
BMSK<.cc><.f> 0,limm,c 00100110100111F111CCCCC0111

Flag Affected (32-Bit):
Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Related Instructions:
BSET BXOR BTST

Description:
Source operand 2 (src2) specifies the size of a 32-bit mask value in terms of logical 1’s starting from
the LSB of a 32-bit register up to and including the bit specified by operand 2(src2). Only the bottom
5 bits of src2 are used as the bit value.

A logical AND is performed with the mask value and source operand (src1). The result is written into
the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc=true then
  dest = src1 AND ((1 << ((src2 & 31)+1)))-1
/* BMSK */
if \( F=1 \) then
\[ Z\_flag = \text{if dest==0 then 1 else 0} \]
\[ N\_flag = \text{dest[31]} \]

**Assembly Code Example:**

```
BMSK r1,r2,8 ; Mask out the top 24 bits
; of r2 and write result into
; r1
```
BRcc

Compare and Branch

Branch Operation

Operation:
if (cc=true) then cPC ← (cPCL+rd)

Format:
inst src1, src2, rd

Format Key:
rd = Relative displacement
src1 = Source Operand 1
src2 = Source Operand 2
cPC = Current Program Counter
cPCL = Current Program Counter (Address from 1st byte of the instruction, 32-bit aligned)
nPC = Next PC
dPC = Next PC + 4 (address of the 2nd following instruction)
cc = Condition Code

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Instruction</th>
<th>Delay Slot Modes &lt;.d&gt;:</th>
</tr>
</thead>
<tbody>
<tr>
<td>BREQ .d&gt;</td>
<td>b,c,s9</td>
<td>ND 0 Only execute next instruction when not branching (default, if no &lt;.d&gt; field syntax)</td>
</tr>
<tr>
<td>BREQ .d&gt;</td>
<td>b,u6,s9</td>
<td>D 1 Always execute next instruction</td>
</tr>
<tr>
<td>BREQ</td>
<td>b,limm,s9</td>
<td></td>
</tr>
<tr>
<td>BREQ</td>
<td>limm,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRNE .d&gt;</td>
<td>b,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRNE .d&gt;</td>
<td>b,u6,s9</td>
<td></td>
</tr>
<tr>
<td>BRNE</td>
<td>b,limm,s9</td>
<td></td>
</tr>
<tr>
<td>BRNE</td>
<td>limm,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRLT .d&gt;</td>
<td>b,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRLT .d&gt;</td>
<td>b,u6,s9</td>
<td></td>
</tr>
<tr>
<td>BRLT</td>
<td>b,limm,s9</td>
<td></td>
</tr>
<tr>
<td>BRLT</td>
<td>limm,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRGE .d&gt;</td>
<td>b,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRGE .d&gt;</td>
<td>b,u6,s9</td>
<td></td>
</tr>
<tr>
<td>BRGE</td>
<td>b,limm,s9</td>
<td></td>
</tr>
<tr>
<td>BRGE</td>
<td>limm,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRLO .d&gt;</td>
<td>b,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRLO .d&gt;</td>
<td>b,u6,s9</td>
<td></td>
</tr>
<tr>
<td>BRLO</td>
<td>b,limm,s9</td>
<td></td>
</tr>
<tr>
<td>BRLO</td>
<td>limm,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRHS .d&gt;</td>
<td>b,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRHS .d&gt;</td>
<td>b,u6,s9</td>
<td></td>
</tr>
<tr>
<td>BRHS</td>
<td>b,limm,s9</td>
<td></td>
</tr>
<tr>
<td>BRHS</td>
<td>limm,c,s9</td>
<td></td>
</tr>
<tr>
<td>BRNE_S</td>
<td>b,0,s8</td>
<td></td>
</tr>
<tr>
<td>BREQ_S</td>
<td>b,0,s8</td>
<td></td>
</tr>
</tbody>
</table>

Delay Slot Modes <.d>:

<table>
<thead>
<tr>
<th>Delay Slot Mode</th>
<th>N Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ND</td>
<td>0</td>
<td>Only execute next instruction when not branching (default, if no &lt;.d&gt; field syntax)</td>
</tr>
<tr>
<td>D</td>
<td>1</td>
<td>Always execute next instruction</td>
</tr>
</tbody>
</table>
BRcc Instruction Set Details

Conditions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Branch Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BREQ</td>
<td>Branch if Equal</td>
<td>if (src1=src2) then cPC ← (cPC+rd)</td>
</tr>
<tr>
<td>BRNE</td>
<td>Branch if Not Equal</td>
<td>if (src1!=src2) then cPC ← (cPC+rd)</td>
</tr>
<tr>
<td>BRLT</td>
<td>Branch if Less Than (Signed)</td>
<td>if (src1&lt;src2) then cPC ← (cPC+rd)</td>
</tr>
<tr>
<td>BRGE</td>
<td>Branch if Greater Than or Equal (Signed)</td>
<td>if (src1&gt;=src2) then cPC ← (cPC+rd)</td>
</tr>
<tr>
<td>BRLO</td>
<td>Branch if Lower Than (Unsigned)</td>
<td>if (src1&lt;src2) then cPC ← (cPC+rd)</td>
</tr>
<tr>
<td>BRHS</td>
<td>Branch if Higher Than or Same (Unsigned)</td>
<td>if (src1&gt;=src2) then cPC ← (cPC+rd)</td>
</tr>
</tbody>
</table>

Related Instructions:

BBIT0
BBIT1

Flag Affected (32-Bit):  
Z = Unchanged  L = Limm Data  
N = Unchanged  C = Unchanged  
V = Unchanged

Description:

A branch is taken from the current PC, 32-bit aligned, with the displacement value specified in the source operand (rd) when source operand 1 (src1) and source operand 2 (src2) conditions are met.

For the ARCTangent-A5 processor all 32-bit compare and branch instructions have two delay slots. The behavior of the 1st delay slot can be controlled by specifying the delay slot mode <.d>, however the following delay slot cannot be controlled, and any instruction present in the 2nd delay slot is killed if the branch is taken.

For the ARC 600 processor all 32-bit compare and branch instructions have three delay slots. The behavior of the 1st delay slot can be controlled by specifying the delay slot mode <.d>, however the following delay slots cannot be controlled, and any instruction present in the 2nd or 3rd delay slot is killed if the branch is taken.

To take advantage of the ARC 600 branch prediction unit, it is preferable to use a negative displacement with a frequently taken BRcc, BBIT0 or BBIT1 instruction, and a positive displacement with one that is rarely taken.

For the ARC 600 processor, r63 (PCL) should not be used as a source operand in a branch on compare instruction (BBIT0, BBIT1, or BRcc).

In the case of the 16-bit compare and branch instructions, BRNE_S compares source operand 1 (src1) against ‘0’, and if src1 is not equal to zero then a branch is taken from the current PC, 32-bit aligned with the displacement value specified in the source operand (rd).

BREQ_S performs the same comparison, however the branch is taken when source operand 1 (src1) is equal to zero.

The branch target is 16-bit aligned. Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction.

The status flags are not updated with this instruction.


Pseudo Code Example:

Alu = src1 - src2  
if cc==true then  
  if N=1 then  
    DelaySlot(nPC)  
    KillDelaySlot(dPC)
PC = cPCL + rd
else
PC = nPC

**Assembly Code Example:**

**Example 16 ARCtangent-A5 Branch on Compare**

```
; if r0=2, r1=2
brne r0,r1,ok1 ; r0=r1, no branch to "ok1"
add r2,r2,1 ; executed
add r3,r3,1 ; executed
add r4,r4,1 ; executed
ok1:
    ; if r0=2, r1=3
brne r0,r1,ok2 ; r0 != r1, branch to "ok2"
add r2,r2,1 ; killed
add r3,r3,1 ; killed
add r4,r4,1 ; not fetched
ok2:
    ; if r0=2, r1=2
brne.r r0,r1,ok3 ; r0=r1, no branch to "ok3"
add r2,r2,1 ; executed
add r3,r3,1 ; executed
add r4,r4,1 ; executed
ok3:
    ; if r0=2, r1=3
brne.r r0,r1,ok4 ; r0 != r1, branch to "ok4"
add r2,r2,1 ; executed
add r3,r3,1 ; killed
add r4,r4,1 ; not fetched
ok4:
```

**Example 17 ARC 600 Branch on Compare**

```
; if r0=2, r1=2
brne r0,r1,ok1 ; r0=r1, no branch to "ok1"
add r2,r2,1 ; executed
add r3,r3,1 ; executed
add r4,r4,1 ; executed
ok1:
    ; if r0=2, r1=3
brne r0,r1,ok2 ; r0 != r1, branch to "ok2"
add r2,r2,1 ; killed
add r3,r3,1 ; killed
add r4,r4,1 ; killed
ok2:
    ; if r0=2, r1=2
brne.r r0,r1,ok3 ; r0=r1, no branch to "ok3"
add r2,r2,1 ; executed
add r3,r3,1 ; executed
add r4,r4,1 ; executed
ok3:
    ; if r0=2, r1=3
brne.r r0,r1,ok4 ; r0 != r1, branch to "ok4"
add r2,r2,1 ; executed
add r3,r3,1 ; killed
add r4,r4,1 ; killed
ok4:
```
BRK

Breakpoint
Kernel/Debug Operation

Operation:
Halt and flush the processor

Format:
inst

Format Key:
inst = Instruction Mnemonic

Syntax:
<table>
<thead>
<tr>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRK_S</td>
</tr>
<tr>
<td>BRK</td>
</tr>
</tbody>
</table>

Flag Affected:
- Z = Unchanged
- N = Unchanged
- C = Unchanged
- V = Unchanged
- BH = 1
- H = 1

Key:
L = Limm Data

Related Instructions:
- SLEEP
- FLAG

Description:
The breakpoint instruction is a single operand basecase instruction that halts the program code when it is decoded at stage one of the pipeline. This is a very basic debug instruction, which stops the ARCompact based processor from performing any instructions beyond the breakpoint. Since the breakpoint is a serializing instruction, the pipeline is also flushed upon decode of this instruction.

To restart the ARCompact based processor at the correct instruction the old instruction is rewritten into main memory, immediately followed by an invalidate instruction cache line command (even if an instruction cache has not been implemented) to ensure that the correct instruction is loaded into the cache before being executed by the ARCompact based processor and to reset the initial stages of the pipeline. The program counter must also be rewritten in order to generate a new instruction fetch, which reloads the instruction. Most of the work is performed by the debugger with regards to insertion, removal of instructions with the breakpoint instruction.

The program flow is not interrupted when employing the breakpoint instruction, and there is no need for implementing a breakpoint service routine. There is also no limit to the number of breakpoints you can insert into a piece of code.

NOTE
- The breakpoint instruction sets the BH bit (refer to section Debug Register on page 50) in the Debug register when it is decoded at stage one of the pipeline. This allows the debugger to determine what caused the ARCompact based processor to halt. The BH bit is cleared when the Halt bit in the Status register is cleared, e.g. by restarting or single-stepping the ARCompact based processor.

Breakpoints are primarily inserted into the code by the host so control is maintained at all times by the host. The BRK instruction may however be used in the same way as any other ARCompact based instruction.
In the ARCTangent-A5 processor, the breakpoint instruction can be placed anywhere in a program, except immediately following a BRcc or BBITn instruction. The breakpoint instruction is decoded at stage one of the pipeline which consequently stalls stage one, and allows instructions in stages two, three and four to continue, i.e. flushing the pipeline.

In the ARC 600 processor, the breakpoint instruction can be placed anywhere in a program, except immediately following any branch or jump instruction. The breakpoint instruction is decoded at stage two of the pipeline which consequently stalls stages one and two, and allows instructions in stages three, four and five to continue, i.e. flushing the pipeline. Therefore the PC value after a break is the address of the next instruction to be executed. In order to continue after a BRK instruction the debugger decrements the PC value by 2 to obtain the re-start address.

If a BRK is put at the last location of a zero overhead loop then the PC value after the break could be the address of first instruction in the loop, so the debugger would not evaluate the correct restart address. The programmer should never insert a BRK as the last instruction in loops.

Due to stage 2 to stage 1 dependencies, the breakpoint instruction behaves differently when it is placed following a Branch or Jump instruction. In these cases, the ARCompact based will stall stages one and two of the pipeline while allowing instructions in subsequent stages to proceed to completion.

The link register is not updated for Branch and Link, BL, (or Jump and Link, JL) instruction when the BRK_S instruction immediately follows. When the ARCompact based processor is started, the link register will update as normal.

Interrupts are treated in the same manner by the ARCompact based processor as Branch, and Jump instructions when a BRK_S instruction is detected. Therefore, an interrupt that reaches stage two of the pipeline when a BRK_S instruction is in stage one will keep it in stage two, and flush the remaining stages of the pipeline. It is also important to note that an interrupt that occurs in the same cycle as a breakpoint is held off as the breakpoint is of a higher priority. An interrupt at stage three is allowed to complete when a breakpoint instruction is in stage one.

NOTE If the H flag is set by the FLAG instruction (FLAG 1), three sequential NOP instructions should immediately follow. This means that BRK_S should not immediately follow a FLAG 1 instruction, but should be separated by 3 NOP instructions.

In the ARC 700 processor, the breakpoint instruction is a kernel only instruction unless enabled by the UB bit in the DEBUG register. Both a 32-bit, BRK, and 16-bit, BRK_S, form are supported. The breakpoint instruction is decoded in stage 1 an allows all preceding instructions to complete. The processor will halt with the program counter pointing at the address of the breakpoint instruction.

The breakpoint instruction can be placed anywhere in a program, including the delay slot of branch and jump instructions, and also immediately following a BRcc, a BBIT1 or a BBIT2 instruction.

NOTE A code sequence where a FLAG 1 is followed by BRK will operate as expected. The FLAG 1 will complete, halt the processor and flush the pipeline, all before the BRK is executed.

Pseudo Code Example:

FlushPipe()  
/* BRK_S */
DEBUG[BH] = 1
DEBUG[H] = 1
Halt()  

Assembly Code Example:
A breakpoint instruction may be inserted into any position.
For the ARC 700 processor, the following example shows BRK_S following a conditional jump instruction.

```
MOV  r0, 0x04
ADD  r1, r0, r0
XOR.F 0, r1, 0x8
BRK_S ;<------ break here
SUB  r2, r0, 0x3
ADD.NZ r1, r0, r0
JZ.D [r8]
OR  r5, r4, 0x10
```

```
MOV  r0, 0x04
ADD  r1, r0, r0
XOR.F 0, r1, 0x8
SUB  r2, r0, 0x3
ADD.NZ r1, r0, r0
JZ.D [r8]
BRK_S ;<----- break inserted
        ; into here
OR  r5, r4, 0x10
```
BSET

Bit Set

Logical Operation

Operation:
if (cc=true) then dest ← (src1 OR (2^{src2}))

Format:
inst dest, src1, src2

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2
dest = Destination
cc = Condition Code

Syntax:
With Result
BSET<.f> a,b,c 00100bbb00001111FBBBCCCCCAAAAAA
BSET<.f> a,b,u6 00100bbb01001111FBBuuuuuAAAAAA
BSET<.cc><.f> b,b,c 00100bbb11001111FBBBCCCCC0QQQQQ
BSET<.cc><.f> b,b,u6 00100bbb11001111FBBuuuuu1QQQQQ
BSET<.f> a,limm,c 0010011000001111F111CCCCCCAAAAAA
BSET_S b,b,u5 10111bbb100uuuuu
Without Result
BSET<.f> 0,b,c 00100bbb00001111FBBBCCCCCAAA111110
BSET<.f> 0,b,u6 00100bbb01001111FBBuuuuu111110
BSET<.cc><.f> 0,limm,c 0010011011001111F110CCCCCC0QQQQQ

Flag Affected (32-Bit): Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Related Instructions:
BCLR BXOR
BTST BMSK

Description:
Set (1) an individual bit within the value that is specified by source operand 1 (src1). Source operand 2 (src2) contains a value that explicitly defines the bit-position that is to be set in source operand 1 (src1). Only the bottom 5 bits of src2 are used as the bit value. The result is written into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then
dest = src1 OR (1 << (src2 & 31))
if F==1 then
Z_flag = if dest==0 then 1 else 0
N_flag = dest[31]

Assembly Code Example:
BSET r1,r2,r3 ; Set bit r3 of r2
; and write result into r1
BTST

Bit Test

Logical Operation

**Operation:**
if (cc=true) then (src1 AND (2src2))

**Format:**
inst src1, src2

**Format Key:**
src1 = Source Operand 1  
src2 = Source Operand 2  
cc = Condition Code

**Syntax:**
Instruction Code

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BTST&lt;.cc&gt; b,c</td>
<td>00100bbb110100011BBBCCCCC00000</td>
</tr>
<tr>
<td>BTST&lt;.cc&gt; b,u6</td>
<td>00100bbb110100011BBBuuuuuuu00000</td>
</tr>
<tr>
<td>BTST&lt;.cc&gt; limm,c</td>
<td>001001101001001111111CCCCC00000 QQQQQ</td>
</tr>
<tr>
<td>BTST_S b,u5</td>
<td>10111bbb1111uuuuu</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

<table>
<thead>
<tr>
<th>Flag</th>
<th>Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>⊗</td>
</tr>
<tr>
<td>N</td>
<td>⊗</td>
</tr>
<tr>
<td>C</td>
<td>⊗</td>
</tr>
<tr>
<td>V</td>
<td>⊗</td>
</tr>
</tbody>
</table>

**Related Instructions:**
BCLR
BSET
BXOR
BMSK

**Description:**
Logically AND source operand 1 (src1) with a bit mask specified by source operand 2 (src2). Source operand 2 (src2) explicitly defines the bit that is tested in source operand 1 (src1). Only the bottom 5 bits of src2 are used as the bit value. The flags are updated to reflect the result. The flag setting field, F, is always encoded as 1 for this instruction.

There is no result write-back.

---

**NOTE**  
BTST and BTST_S always set the flags even though there is no associated flag setting suffix.

**Pseudo Code Example:**

```pseudocode
if cc=true then /* BTST */
    alu = src1 AND (1 << (src2 & 31))
    Z_flag = if alu==0 then 1 else 0
    N_flag = alu[31]
```

**Assembly Code Example:**

```assembly
BTST r1,r2,28; Test bit 28 of r2
             ; and update flags on result
```
BXOR

Bit Exclusive OR (Bit Toggle)

Logical Operation

Operation:
if (cc=true) then dest ← (src1 XOR (2^{src2}))

Format:
inst dest, src1, src2

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2
dest = Destination
cc = Condition Code

Syntax:
With Result
BXOR.f> a,b,c
00100bbb00010010FBBCCCDAA

BXOR.<f> a,b,u6
00100bbb01010010FBBuuuuu1

BXOR.<cc><f> b,b,c
00100bbb11010010FBBuuuuu0

BXOR.<cc><f> b,b,u6
00100bbb11010010FBBuuuuu1

BXOR.f> a,limm,c
0010011000010010F111CCCDAAA

Without Result
BXOR.f> 0,b,c
00100bbb00010010FBBCCCD1

BXOR.f> 0,b,u6
00100bbb01010010FBBuuuuu1

BXOR.<cc><f> 0,limm,c
0010011011010010F111CCCD0

Flag Affected (32-Bit):      Key:
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Related Instructions:
BSET          BTST
BCLR          BMSK

Description:
Logically XOR source operand 1 (src1) with a bit mask specified by source operand 2 (src2). Source operand 2 (src2) explicitly defines the bit that is to be toggled in source operand 1 (src1). Only the bottom 5 bits of src2 are used as the bit value. The result is written to the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then
    dest = src1 XOR (1 << (src2 & 31))
    if F==1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]

Assembly Code Example:
BXOR r1,r2,r3 ; Toggle bit r3 of r2
             ; and write result into r1
CMP

Comparison

Arithmetic Operation

Operation:
if (cc=true) then src1 – src2

Format:
inst src1, src2

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Format Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>001001bbb1000110011BBBssssssSSSSS</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>001001bbb110011001BBBCCCCCCCQQQQQ</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>001001bbb110011001BBBuuuuuu1QQQQQ</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>001001bbb110011001BBB111110000000QQQQQ</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>001001110110011001111CCCCCC0QQQQQ</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>01110bbbhhhh10HHH</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>01110bbb11010111</td>
<td>src1 =, src2, cc =</td>
</tr>
<tr>
<td>11100bbb1uuuuuuu</td>
<td>src1 =, src2, cc =</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

Z $\bullet$ = Set if result is zero
N $\bullet$ = Set if most significant bit of result is set
C $\bullet$ = Set if carry is generated
V $\bullet$ = Set if overflow is generated

Key:

L = Limm Data

Related Instructions:
RCMP

Description:
A comparison is performed by subtracting source operand 2 (src2) from source operand 1 (src1) and subsequently updating the flags. The flag setting field, F, is always encoded as 1 for this instruction. There is no destination register therefore the result of the subtract is discarded.

NOTE: CMP and CMP_S always set the flags even thought there is no associated flag setting suffix.

Pseudo Code Example:

```plaintext
if cc=true then
    alu = src1 - src2
    z_flag = if alu==0 then 1 else 0
    N_flag = alu[31]
    C_flag = Carry()
    V_flag = Overflow()
```

Assembly Code Example:

```plaintext
CMP r1,r2 ; Subtract r2 from r1
; and set the flags on the
; result
```
**DIVAW**

**Division Accelerator**

**Extended Arithmetic Operation**

**Operation:**

\[
\begin{align*}
&\text{if} \ (\text{src1} == 0) \\
&\quad \text{dest} \leftarrow 0 \\
&\text{else} \\
&\quad \{ \\
&\qquad \text{src1\_temp} \leftarrow \text{src1} << 1 \\
&\qquad \text{if} \ (\text{src1\_temp} \geq \text{src2}) \\
&\qquad\quad \text{dest} \leftarrow ((\text{src1\_temp} - \text{src2}) \mid 1) \\
&\qquad\quad \text{else} \\
&\qquad\quad\quad \text{dest} \leftarrow \text{src1\_temp} \\
&\quad \} \\
\end{align*}
\]

**Format:**

\[
\text{inst} \ \text{dest}, \ \text{src1}, \ \text{src2}
\]

**Format Key:**

- \(\text{dest} = \text{Destination Register}\)
- \(\text{src1} = \text{Source Operand 1}\)
- \(\text{src2} = \text{Source Operand 2}\)

**Syntax:**

**With Result**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIVAW a,b,c</td>
<td>00101bb00010000BBBCCCCCAAAAA</td>
</tr>
<tr>
<td>DIVAW a,b,u6</td>
<td>00101bb01010000BBBuuuuuuAAAAAA</td>
</tr>
<tr>
<td>DIVAW b,b,s12</td>
<td>00101bb10010000BBBsssssSSSSSS</td>
</tr>
<tr>
<td>DIVAW&lt;.cc&gt; b,b,c</td>
<td>00101bb11010000BBBCCCCCOQQQQ</td>
</tr>
<tr>
<td>DIVAW&lt;.cc&gt; b,b,u6</td>
<td>00101bb11010000BBBuuuuuu1QQQQ</td>
</tr>
<tr>
<td>DIVAW a,limm,c</td>
<td>001011100010001111CCCCCAAAAAA</td>
</tr>
<tr>
<td>DIVAW a,limm</td>
<td>00101bb00010000BBB1111110AAAAAA</td>
</tr>
<tr>
<td>DIVAW&lt;.cc&gt; b,b,limm</td>
<td>00101bb11010000BBB1111100QQQQQQ</td>
</tr>
</tbody>
</table>

**Without Result**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIVAW 0,b,c</td>
<td>00101bb00010000BBBCCCC111110</td>
</tr>
<tr>
<td>DIVAW 0,b,u6</td>
<td>00101bb01010000BBBuuuuuu111110</td>
</tr>
<tr>
<td>DIVAW&lt;.cc&gt; 0,limm,c</td>
<td>001011101001001111CCCCC000000</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

- \(Z\) = Unchanged
- \(N\) = Unchanged
- \(C\) = Unchanged
- \(V\) = Unchanged
- \(S\) = Unchanged

**Key:**

- \(L\) = Limm Data

**Description:**

DIVAW is a division accelerator used in the division algorithm as described by the ITU and ETSI. DIVAW accelerates division by generating a fractional result from a division of the integer operand 1 (numerator) by the integer operand 2 (denominator).
The integer numerator format is shown in Figure 92, the integer denominator format in Figure 93, and the DIVAW result format in Figure 94.

![Figure 92 DIVAW 16-bit input numerator data format](image)

![Figure 93 DIVAW 16-bit input denominator data format](image)

![Figure 94 DIVAW 16-bit output data format](image)

The status flags are not updated with this instruction therefore the flag setting field, F, is encoded as 0.

The particular code that DIVAW accelerates is shown in the C Description. Repeated execution of DIVAW fifteen times implements a 16-bit conditional add-subtract division algorithm as shown in Assembly Code Example.

Notice that for the set of 15 executions of the DIVAW instruction in the Assembly Code Example:

- The result is positive.
- Both numerator and denominator must be positive and the denominator must have a non-zero value that is greater or equal to numerator.
- If NUMERATOR = DENOMINATOR then the result of the division algorithm is 0x00007FFF (assuming non-zero numerator and denominator).
- If NUMERATOR is zero, regardless of value of DENOMINATOR, the returned result is zero.
- The 16-bit result (quotient) is in the low word of the destination register.
- The 16-bit remainder is in the high word of the destination register.

**C Description:**

```c
Word16 div_s(Word16 num, Word16 denom)
{
    Word16 var_out =0;
    Word16 iteration;
    Word32 Lm;
    Word32 L_denom;
    Lm = (num)<<15;
    L_denom = (denom)<<15;
    /* DIVAW can be iterated to perform this section of code */
    for(iteration=0;iteration<15;iteration++)
    {
        Lm <<= 1;
        if (Lm >= L_denom)
        {
            Lm = L_sub(Lm,L_denom);/* 32-bit subtract*/
            Lm = L_add(Lm,1);
        }   ; remainder in MSW of Lm quotient in LSW of Lm
    }   ; remainder in MSW of Lm quotient in LSW of Lm
    var_out = (short) Lm;
    return(var_out);
}
```
**Pseudo Code Example:**

```plaintext
if (src1 == 0) /* DIVAW */
    dest = 0
else
    { 
        src1_temp = src1 << 1
        if (src1_temp >= src2)
            dest = ((src1_temp - src2) | 0x0000_0001)
        else
            dest = src1_temp
    }
```

**Assembly Code Example:**

```plaintext
; Input: Data is in the LSW of r0 (Lm) and r1 (L_denom)
ASL r0, r0, 15
ASL r1, r1, 15

; Division:
.repl 15
DIVAW r0, r0, r1
.endr

; Remainder in MSW of r0
; Quotient in LSW of r0

AND %r0, %r0, 0x0000_7fff ;mask to leave quotient in LSW
```
**EX**

**Atomic Exchange**

**Memory Operation**

**Operation:**
dest ← Result of memory load from address @ src

memory @ src ← dest

**Format:**
inst dest, src

**Format Key:**
src = Source Operand
dest = Destination

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>EX&lt;.di&gt; b,[c] 00100bbb00101111DBBBCCCC001100</td>
<td></td>
</tr>
<tr>
<td>EX&lt;.di&gt; b,[u6] 00100bbb01101111DBBBuuuuuu001100</td>
<td></td>
</tr>
<tr>
<td>EX&lt;.di&gt; b,[limm] 00100bbb00101111DBBB111110001100</td>
<td>L</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

<table>
<thead>
<tr>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z = Unchanged</td>
</tr>
<tr>
<td>N = Unchanged</td>
</tr>
<tr>
<td>C = Unchanged</td>
</tr>
<tr>
<td>V = Unchanged</td>
</tr>
</tbody>
</table>

**Related Instructions:**
LD  ST  SYNC

**Description:**
An atomic exchange operation, EX, is provided as a primitive for multiprocessor synchronization allowing the creation of semaphores in shared memory.

Two forms are provided: an uncached form (using the .DI directive) for synchronization between multiple processors, and a cached form for synchronization between processes on a single-processor system.

The EX instruction exchanges the contents of the specified memory location with the contents of the specified register. This operation is atomic in that the memory system ensures that the memory read and memory write cannot be separated by interrupts or by memory accesses from another processor.

The status flags are not updated with this instruction.

An immediate value is not permitted to be the destination of the exchange instruction. Using the long immediate indicator in the destination field, B=0x3E, will raise a Instruction Error exception.

**NOTE** When used in translated memory, both the read and write permissions must be set in order for EX to operate without causing a protection violation exception.

**Pseudo Code Example:**

```c
temp = dest
dest = Memory(src)
Memory(src) = temp
/* EX */
```
**Assembly Code Example:**
In this example the processor attempts to get access to a shared resource by testing a semaphore against values 0 and 1.

- If the returned value is a 0 then the resource was free and this device is now the owner.
- If the returned value is a 1, the resource is busy and the processor must wait till a 0 is returned.

The value 1 is always written to SEMPHORE_ADDR so all processes trying to own the semaphore should all write the same value.

The value at SEMPHORE_ADDR should not be used for a determination of the current owner of the semaphore.

**Example 18 To obtain a semaphore using EX**

```
wait_for_resource:
  MOV R2, 0x00000001  ; indicates semaphore is owned

wfr1:
  EX R2, [SEMAPHORE_ADDR]  ; exchange r2 and semaphore
  CMP_S R2, 0  ; see if we own the semaphore
  BNE wfr1  ; wait for resource to free
```

**Example 19 To Release Semaphore using ST**

```
release_resource:
  MOV R2, 0x00000000  ; indicates semaphore is free
  ST R2, [SEMAPHORE_ADDR]  ; release semaphore
```
**EXTB**

Zero Extend Byte

Arithmetic Operation

**Operation:**
dest ← zero extend from byte (src)

**Format:**
inst dest, src

**Format Key:**
src = Source Operand
dest = Destination

**Syntax:**

With Result
EXTB.<f> b,c 00100bbb00101111FBBBCCCCC000111
EXTB.<f> b,u6 001001101111FBBBuuuuuu000111
EXTB.<f> b,limm 00100101111FBBB111110000111 L

Without Result
EXTB<.f> 0,c 00100110111110000111
EXTB<.f> 0,u6 001001101111uuuuuu000111
EXTB<.f> 0,limm 001001101111111100000111 L

**Flag Affected (32-Bit):**

Z  • = Set if result is zero
N  • = Always Zero
C  = Unchanged
V  = Unchanged

**Key:**
L = Limm Data

**Related Instructions:**
SEXW
EXTW

**Description:**
Zero extend the byte value in the source operand (src) and write the result into the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```plaintext
dest = src & 0xFF
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
/* EXTB */
```

**Assembly Code Example:**

```plaintext
EXTB r3,r0 ; Zero extend the bottom 8 bits of r0 and write to r3
```

---

ARCompact™ Programmer's Reference
EXTW

Zero Extend Word
Arithmetic Operation

Operation:
dest ← zero extend from word (src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination

Syntax:
With Result
EXTW<.f> b,c
EXTW<.f> b,u6
EXTW<.f> b,limm
EXTW_S b,c

Without Result
EXTW<.f> 0,c
EXTW<.f> 0,u6
EXTW<.f> 0,limm

Flag Affected (32-Bit):
Z • = Set if result is zero
N • = Always Zero
C = Unchanged
V = Unchanged

Key:
L = Limm Data

Related Instructions:
SEXW ABS
SEXW EXTB

Description:
Zero extend the word value in the source operand (src) and write the result into the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
dest = src & 0xFFFF /* EXTW */
if F==1 then
  z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]

Assembly Code Example:
EXTW r3,r0 ; Zero extend the bottom 16 bits of r0 and write result to r3
FLAG

Set Flags

Control Operation

Operation:
if (cc=true) then flags ← src

Format:
inst src

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100rrr111010010</td>
<td>FLAG&lt;.cc&gt; c</td>
</tr>
<tr>
<td>00100rrr111010010</td>
<td>FLAG&lt;.cc&gt; u6</td>
</tr>
<tr>
<td>00100rrr111010010</td>
<td>FLAG&lt;.cc&gt; limm</td>
</tr>
<tr>
<td>00100rrr101010010</td>
<td>FLAG s12</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Source Operand Flag Positions:</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>L</td>
</tr>
<tr>
<td>N</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
<tr>
<td>E2</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td></td>
</tr>
<tr>
<td>H</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td></td>
</tr>
<tr>
<td>U</td>
<td></td>
</tr>
<tr>
<td>DE</td>
<td></td>
</tr>
<tr>
<td>AE</td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td></td>
</tr>
</tbody>
</table>

Related Instructions:
SLEEP           BRK

Description:
The contents of the source operand (src) are used to set the condition code and processor control flags held in the processor status registers.

NOTE  Interrupts are held off until the FLAG instruction completes.

The format of the source operand is identical to the format used by the STATUS32 register (auxiliary address 0x0A).

If the H flag is set (halt processor flag), all other flag states are ignored and are not updated.

In the ARC 700 processor, the FLAG instruction is serializing – ensuring that no further instructions can be completed before any flag updates take effect.

The halt flag, H, and interrupt enable flags, E1 and E2, can only be set in Kernel mode.

Bits L, U, DE, AE, A2, A1 in the STATUS32 register may not be set with the FLAG instruction. These are updated by the processor changing state or by the raise-exception instruction, TRAP, and the return from interrupt/exception instructions, RTIE, J.F [ILINK1] and J.F [ILINK2].

Both the (obsolete) Status Register (auxiliary address 0x00) and STATUS32 register (auxiliary address 0x0A) are updated automatically upon using the FLAG instruction. The flag setting field, F, is always encoded as 0 for this instruction.

**Pseudo Code Example:**

```plaintext
if src[0]==1 then
    STATUS32[0] = 1
    Halt()
else
    STATUS32[31:1] = src[31:1]
```

**Assembly Code Example:**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLAG 1</td>
<td>Halt processor (other flags not updated)</td>
</tr>
<tr>
<td>NOP</td>
<td>Pipeline Flush</td>
</tr>
<tr>
<td>NOP</td>
<td>Pipeline Flush</td>
</tr>
<tr>
<td>NOP</td>
<td>Pipeline Flush</td>
</tr>
<tr>
<td>FLAG 6</td>
<td>Enable interrupts and clear all other flags</td>
</tr>
</tbody>
</table>

**NOTE** If the H flag is set (FLAG 1), three sequential NOP instructions should immediately follow. This ensures that instructions that succeed a FLAG 1 instruction upon a processor restart, execute correctly.
Jcc

Jump Conditionally

Jump Operation

Operation:
if (cc=true) then cPC ← src **

Format:
inst src

Format Key:
src = Source Operand
cPC = Current Program Counter
nPC = Next PC
cc = Condition Code
** = Special condition when instruction sets flags (.F) and src = ILINK1 or ILINK2

Syntax:

Jump (Conditional)                          Instruction Code

Jcc       [c] 00100RRR111000000RRRCCCCCNQQQQQ
Jcc       limm 00100RRR111000000RRR111110RRRRRR
Jcc       u6    00100RRR111000000RRRuuumuu0RRRRRR
Jcc.D      u6    00100RRR111000001RRRuuumuu0RRRRRR
Jcc.D      [c] 00100RRR111000001RRRCCCCCNQQQQQ
Jcc.F      [ilink1] 00100RRR111000001RRR011110RRRRRR
Jcc.F      [ilink2] 00100RRR111000001RRR011110QQQQQ
JEQ_S      [blink] 011111001111111100000
JNE_S      [blink] 011111011111111100000

Jump (Unconditional)

J         [c] 00100RRR001000000RRRCCCCCNRRRRRR
J.D       [c] 00100RRR001000010RRRCCCCCNRRRRRR
J.F       [ilink1] 00100RRR001000001RRR011110RRRRRR
J.F       [ilink2] 00100RRR001000001RRR011110RRRRRR
J         limm 00100RRR001000000RRR111110RRRRRR
J         u6    00100RRR001000000RRRuuumuu0RRRRRR
J.D       u6    00100RRR001000010RRRuuumuu0RRRRRR
J         s12   00100RRR011000000RRRssssssSSSSSS
J.D       s12   00100RRR011000010RRRssssssSSSSSS
J.S        [b]    011111b000000000
J.S.D      [b] 011111b000100000
J          [blink] 01111111011111000000
J.S        [blink] 01111111111111000000

Delay Slot Modes:

Delay Slot Mode Description
J/J_S/JEQ_S/JNE_S Only execute next instruction when not branching
Jcc.D/J.D /J_S.D Always execute next instruction

Condition Codes <cc>:

<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, RA</td>
<td>000000</td>
<td>Always</td>
<td>I</td>
<td>VC, NV</td>
<td>010000</td>
<td>Over-flow clear</td>
<td>/V</td>
</tr>
<tr>
<td>EQ, Z</td>
<td>00001</td>
<td>Zero</td>
<td>Z</td>
<td>GT</td>
<td>01001</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and</td>
</tr>
</tbody>
</table>
## Instruction Set Details

### Jcc

<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>NE, NZ</td>
<td>00010</td>
<td>Non-Zero</td>
<td>/Z</td>
<td>GE</td>
<td>01010</td>
<td>Greater than or equal to (signed)</td>
<td>(/N and /V) or (/N and /V)</td>
</tr>
<tr>
<td>PL, P</td>
<td>00011</td>
<td>Positive</td>
<td>/N</td>
<td>LT</td>
<td>01011</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and /V)</td>
</tr>
<tr>
<td>MI, N</td>
<td>00100</td>
<td>Negative</td>
<td>N</td>
<td>LE</td>
<td>01100</td>
<td>Less than or equal to (signed)</td>
<td>Z or (N and /V) or (/N and V)</td>
</tr>
<tr>
<td>CS, C, LO</td>
<td>00101</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
<td>HI</td>
<td>01101</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
</tr>
<tr>
<td>CC, NC, HS</td>
<td>00110</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
<td>LS</td>
<td>01110</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
</tr>
<tr>
<td>VS, V</td>
<td>00111</td>
<td>Over-flow set</td>
<td>V</td>
<td>PNZ</td>
<td>01111</td>
<td>Positive non-zero</td>
<td>/N and /Z</td>
</tr>
</tbody>
</table>

### Flags Updated (src=ILINK1\2 & .F)

#### Key:
- L = Limm Data
- Z • = Set if bit[11] of STATUS_L1 or STATUS_L2 set
- N • = Set if bit[10] of STATUS_L1 or STATUS_L2 set
- C • = Set if bit[9] of STATUS_L1 or STATUS_L2 set
- V • = Set if bit[8] of STATUS_L1 or STATUS_L2 set
- E2 • = Set if bit[2] of STATUS_L1 or STATUS_L2 set
- E1 • = Set if bit[1] of STATUS_L1 or STATUS_L2 set

### Related Instructions:
- **JLcc**
- **Bcc**

### Special Conditions:

<table>
<thead>
<tr>
<th>Source Operand (src)</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>src = ILINK1 &amp; .F</td>
<td>pc ← ILINK1</td>
</tr>
<tr>
<td></td>
<td>STATUS32 ← STATUS32_L1</td>
</tr>
<tr>
<td>src = ILINK2 &amp; .F</td>
<td>pc ← ILINK2</td>
</tr>
<tr>
<td></td>
<td>STATUS32 ← STATUS32_L2</td>
</tr>
</tbody>
</table>

### Description:

If the specified condition is met (cc=true), then the program execution is resumed from the new program counter address that is specified as the absolute address in the source operand (src). Jump instructions have can target any address within the full memory address map, but the target address is 16-bit aligned. Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction.

### CAUTION


The ARC 700 processor will raise an [Illegal Instruction Sequence](#) exception if an executed delay slot contains:

- Another jump or branch instruction
- Conditional loop instruction ([LPcc](#))
- Return from interrupt ([RTIF](#))
- Any instruction with long-immediate data as a source operand
When using ILINK1 or ILINK2 as the source operand with Jcc.F or J.F, the contents of the corresponding registers STATUS32_L1 or STATUS32_L2 are automatically copied over to STATUS32.

When using ILINK1 or ILINK2 the flag setting field, F, is always encoded as 1 for this instruction. The reserved field, R, is ignored by the processor but should be set to 0.

If the ILINK1 or ILINK2 registers are used without the flag setting field being set an Instruction Error exception will be raised. If the flag setting field, F, is set without using the ILINK1 or ILINK2 register, an Instruction Error exception will be raised.

For the ARC 700 processor it is recommended that the RTIE instruction is used to return from an interrupt service routine.

In the ARC 700 processor the appropriate BTA link register is also loaded into BTA when jump-based interrupt return is executed.

The operation of J.F [ILINK1] or J.S.F [ILINK1] is thus:

- PC ← ILINK1
- STATUS32 ← STATUS32_L1
- BTA ← BTA_L1

The operation of J.F [ILINK2] or J.S.F [ILINK2] is now as follows:

- PC ← ILINK2
- STATUS32 ← STATUS32_L2
- BTA ← BTA_L2

As with RTIE, if the STATUS32[DE] bit becomes set as a result of the J.S.F [ILINKn] or Jcc.F [ILINKn] instruction, the processor will be put back into a state where a branch with a delay slot is pending. The target of the branch will be contained in the BTA register. The value in BTA will have been restored from the appropriate Interrupt Return BTA register (BTA_L1 or BTA_L2).

**NOTE**
A single instruction must separate a FLAG instruction from any type of Jcc.F [ILINK1;2] instruction if they proceed each other. In addition, a single instruction must also separate the auxiliary register write update of STATUS32_L1 or STATUS32_L2 and any type of Jcc.F [ILINK1;2] instruction.

**Pseudo Code Example:**
```plaintext
if cc==true then
    if N==1 then
        DelaySlot(nPC)
    PC = src
    if F==1 and src==ILINK1 then
        STATUS32 = STATUS32_L1
        BTA = BTA_L1 ;ARC 700 only
    if F==1 and src==ILINK2 then
        STATUS32 = STATUS32_L2
        BTA = BTA_L2 ;ARC 700 only
    else
        PC = nPC
/* Jcc */
```

**Assembly Code Example:**
```assembly
JEQ [r1] ; jump to address in r1 if the Z flag is set
J.F [ilink1] ; jump to address in ilink1
             ; and restore STATUS32 from STATUS_L1
```

240 ARCompact™ Programmer's Reference
JLcc

Jump and Link Conditionally

Jump Operation

Operation:
if (cc=true) then (cPC ← src) & (BLINK ← nPC)

Format:

Format:

Format Key:

src = Source Operand
cPC = Program Counter
cc = Condition Code
BLINK = Branch and Link Register (r31)
nPC = Next PC
dPC = Next PC + 4 (address of the 2nd following instruction)

Syntax:

Jump Instruction Code
JLcc [c] 00100RRR111000100RRRCCCC0QQQQQ
JLcc limm 00100RRR111000100RRR1111100QQQQQ L
JLcc u6 00100RRR111000100RRRuuuuuLQQQQQ
JLcc.D u6 00100RRR111000110RRRuuuuuLQQQQQ
JLcc.D [c] 00100RRR111000110RRRCCCC0QQQQQ

Jump (Unconditional)

JL [c] 00100RRR001000100RRRCCCC0RRRRRR
JL.D [c] 00100RRR001000110RRRCCCC0RRRRRR
JL limm 00100RRR001000100RRR1111100RRRRRR L
JL.D u6 00100RRR001000100RRRuuuuuRRRRRR
JL.D s12 00100RRR001000110RRRuuuuuRRRRRR
JL.S [b] 11111bb00100000
JL.S.D [b] 11111bb01100000

Delay Slot Modes:

Delay Slot Mode Description
JLcc/JL/JL_S Only execute next instruction when not branching
JLcc.D/JL.D/JL_S.D Always execute next instruction

Flag Affected (32-Bit):

Key:

L = Limm Data

Z = Unchanged
N = Unchanged
C = Unchanged
V = Unchanged

Condition Codes <cc>:

<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, RA</td>
<td>00000</td>
<td>Always</td>
<td>I</td>
<td>VC, NV</td>
<td>01000</td>
<td>Over-flow clear</td>
<td>/V</td>
</tr>
<tr>
<td>EQ, Z</td>
<td>00001</td>
<td>Zero</td>
<td>Z</td>
<td>GT</td>
<td>01001</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and /V and /Z)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Non-Zero</td>
<td>/Z</td>
<td>GE</td>
<td>01010</td>
<td>Greater than or equal to</td>
<td>(N and V) or (/N and /V)</td>
</tr>
</tbody>
</table>
JLcc Instruction Set Details

<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL, P</td>
<td>00011</td>
<td>Positive</td>
<td>/N</td>
<td>LT</td>
<td>01011</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and V)</td>
</tr>
<tr>
<td>MI, N</td>
<td>00100</td>
<td>Negative</td>
<td>N</td>
<td>LE</td>
<td>01100</td>
<td>Less than or equal to (unsigned)</td>
<td>Z or (N and /V) or (/N and V)</td>
</tr>
<tr>
<td>CS, C, LO</td>
<td>00101</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
<td>HI</td>
<td>01101</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
</tr>
<tr>
<td>CC, NC, HS</td>
<td>00110</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
<td>LS</td>
<td>01110</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
</tr>
<tr>
<td>VS, V</td>
<td>00111</td>
<td>Over-flow set</td>
<td>V</td>
<td>PNZ</td>
<td>01111</td>
<td>Positive non-zero</td>
<td>/N and /Z</td>
</tr>
</tbody>
</table>

Related Instructions:

Jcc         BLcc

Description:
If the specified condition is met (cc=true), then the program execution is resumed from the new program counter address that is specified as the absolute address in the source operand (src). Jump and link instructions have can target any address within the full memory address map, but the target address is 16-bit aligned. Parallel to this, the program counter address (PC) that immediately follows the jump instruction is written into the BLINK register (r31). Since the execution of the instruction that is in the delay slot is controlled by the delay slot mode, it should never be the target of any branch or jump instruction.

CAUTION

The ARC 700 processor will raise an Illegal Instruction Sequence exception if an executed delay slot contains:

- Another jump or branch instruction
- Conditional loop instruction (LPcc)
- Return from interrupt (RTIE)
- Any instruction with long-immediate data as a source operand

Pseudo Code Example:

```plaintext
if cc==true then
  if N==1 then
    BLINK = dPC
    Delayslot(nPC)
  else
    BLINK = nPC
    PC = src
  else
    PC = nPC
/* JLcc */
```

Assembly Code Example:

```assembly
JLEQ [r1]; if the z flag is set then jump and link to address
        ; in r1 and store the return address in BLINK
```
### LD

**Delayed Load from Memory**

**Memory Operation**

**Operation:**
dest ← Result of Memory Load address @ (src1+src2)

**Format:**
inst dest, src1, src2

**Format Key:**
src1 = Source Operand 1
src2 = Source Operand 2 (Offset)
dest = Destination

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00010bbssssssssBBBaaZZXAAAAA</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; a,[b,s9]</td>
<td>Data is a long-word (32-Bits) (&lt;.x&gt; syntax illegal)</td>
</tr>
<tr>
<td>00100bbBaal0ZZXBBBCCCCAAAASA</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; a,[b,c]</td>
<td>Data is a word (16-Bits)</td>
</tr>
<tr>
<td>00100bbBaal0ZZXBBBCCCCAAAASA</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; a,[b,limm]</td>
<td>Data is a byte (8-Bits)</td>
</tr>
<tr>
<td>00100110rr110zzxd111cccccccc111110</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; 0,[b,s9]</td>
<td>reserved</td>
</tr>
<tr>
<td>00010110000000000111DRRZZXAAAAA</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; 0,[limm]</td>
<td>Sign extend data from most significant bit of data to the most significant bit of long-word</td>
</tr>
<tr>
<td>00100bbBaAl0ZZXBBBCCCCAAAASA</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; 0,[b,c]</td>
<td></td>
</tr>
<tr>
<td>00100bbBaAl0ZZXBBBCCCCAAAASA</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; 0,[b,limm]</td>
<td></td>
</tr>
<tr>
<td>00100110rr110zzxd111cccccccc111110</td>
<td>LD&lt;zz&gt;&lt;.x&gt;&lt;.aa&gt;&lt;.di&gt; 0,[limm,c]</td>
<td></td>
</tr>
<tr>
<td>01100bbccc00aa</td>
<td>LD_S a,[b,c]</td>
<td></td>
</tr>
<tr>
<td>01100bbccc01aa</td>
<td>LDB_S a,[b,c]</td>
<td></td>
</tr>
<tr>
<td>01100bbccc10aa</td>
<td>LDW_S a,[b,c]</td>
<td></td>
</tr>
<tr>
<td>10000bbcccuuuuu</td>
<td>LD_S c,[b,u7]</td>
<td></td>
</tr>
<tr>
<td>10001bbcccuuuuu</td>
<td>LDB_S c,[b,u5]</td>
<td></td>
</tr>
<tr>
<td>10010bbcccuuuuu</td>
<td>LDW_S c,[b,u6]</td>
<td></td>
</tr>
<tr>
<td>10011bbcccuuuuu</td>
<td>LDW_S.X c,[b,u6]</td>
<td></td>
</tr>
<tr>
<td>11000bb00uuuuu</td>
<td>LD_S b,[sp,u7]</td>
<td></td>
</tr>
<tr>
<td>11000bb001uuuuu</td>
<td>LDB_S b,[sp,u7]</td>
<td></td>
</tr>
<tr>
<td>110010ssssssss</td>
<td>LD_S r0,[gp,s11]</td>
<td></td>
</tr>
<tr>
<td>1100101ssssssss</td>
<td>LDB_S r0,[gp,s9]</td>
<td></td>
</tr>
<tr>
<td>1100110ssssssss</td>
<td>LDW_S r0,[gp,s10]</td>
<td></td>
</tr>
<tr>
<td>11010bbuuuuuuuu</td>
<td>LD_S b,[pcl,u10]</td>
<td></td>
</tr>
</tbody>
</table>

**Data Size Field <.zz>:**

<table>
<thead>
<tr>
<th>Data Size Syntax</th>
<th>ZZ Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Field Syntax</td>
<td>00</td>
<td>Data is a long-word (32-Bits) (&lt;.x&gt; syntax illegal)</td>
</tr>
<tr>
<td>W</td>
<td>10</td>
<td>Data is a word (16-Bits)</td>
</tr>
<tr>
<td>B</td>
<td>01</td>
<td>Data is a byte (8-Bits)</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>reserved</td>
</tr>
</tbody>
</table>

**Sign Extend <.x>:**

<table>
<thead>
<tr>
<th>X Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No sign extension (default, if no &lt;.x&gt; field syntax)</td>
</tr>
<tr>
<td>1</td>
<td>Sign extend data from most significant bit of data to the most significant bit of long-word</td>
</tr>
</tbody>
</table>
Data Cache Mode <.di>:

<table>
<thead>
<tr>
<th>D Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Cached data memory access (default, if no &lt;.di&gt; field syntax)</td>
</tr>
<tr>
<td>1</td>
<td>Non-cached data memory access (bypass data cache)</td>
</tr>
</tbody>
</table>

Address Write-back Mode <.aa>:

<table>
<thead>
<tr>
<th>Address Write-back Syntax</th>
<th>aa Field</th>
<th>Effective Address</th>
<th>Address Write-Back</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Field Syntax</td>
<td>00</td>
<td>Address = src1+src2 (register+offset)</td>
<td>None</td>
</tr>
<tr>
<td>.A or .AW</td>
<td>01</td>
<td>Address = src1+src2 (register+offset)</td>
<td>src1 ← src1+src2 (register+offset)</td>
</tr>
<tr>
<td>.AB</td>
<td>10</td>
<td>Address = src1 (register)</td>
<td>src1 ← src1+src2 (register+offset)</td>
</tr>
<tr>
<td>.AS</td>
<td>11</td>
<td>Address = src1+(src2&lt;&lt;1) (&lt;zz&gt; = '10') Address = src1+(src2&lt;&lt;2) (&lt;zz&gt; = '00')</td>
<td>None. *Using a byte or signed byte data size is invalid and is a reserved format</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Flag</th>
<th>Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>= Unchanged</td>
</tr>
<tr>
<td>N</td>
<td>= Unchanged</td>
</tr>
<tr>
<td>C</td>
<td>= Unchanged</td>
</tr>
<tr>
<td>V</td>
<td>= Unchanged</td>
</tr>
</tbody>
</table>

Key:

| L | = Limm Data |

16-Bit Load Instructions Operation:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD_S</td>
<td>a, [b,c]</td>
<td>dest ← address[src1+src2].l</td>
<td>Load long word from address calculated by register + register</td>
</tr>
<tr>
<td>LDB_S</td>
<td>a, [b,c]</td>
<td>dest ← address[src1+src2].b</td>
<td>Load unsigned byte from address calculated by register + register</td>
</tr>
<tr>
<td>LDW_S</td>
<td>a, [b,c]</td>
<td>dest ← address[src1+src2].w</td>
<td>Load unsigned word from address calculated by register + register</td>
</tr>
<tr>
<td>LD_S</td>
<td>c, [b,u7]</td>
<td>dest ← address[src1+u7].l</td>
<td>Load long word from address calculated by register + unsigned immediate</td>
</tr>
<tr>
<td>LDB_S</td>
<td>c, [b,u7]</td>
<td>dest ← address[src1+u7].b</td>
<td>Load unsigned byte from address calculated by register + unsigned immediate</td>
</tr>
<tr>
<td>LDW_S</td>
<td>c, [b,u6]</td>
<td>dest ← address[src1+u6].w</td>
<td>Load unsigned word from address calculated by register + unsigned immediate</td>
</tr>
<tr>
<td>LDW_S.X</td>
<td>c, [b,u6]</td>
<td>dest ← address[src1+u6].w</td>
<td>Load signed word from address calculated by register + unsigned immediate</td>
</tr>
<tr>
<td>LD_S</td>
<td>b, [sp,u7]</td>
<td>dest ← address[sp+u7].l</td>
<td>Load word from address calculated by Stack Pointer (r28) + unsigned immediate</td>
</tr>
<tr>
<td>LDB_S</td>
<td>b, [sp,u7]</td>
<td>dest ← address[sp+u7].b</td>
<td>Load unsigned byte from address calculated by Stack Pointer (r28) + unsigned immediate</td>
</tr>
<tr>
<td>LD_S</td>
<td>r0, [gp,s11]</td>
<td>dest ← address[gp+s11].l</td>
<td>Load long word from address calculated by Global Pointer (r26) + signed immediate (signed immediate is 32-bit aligned) and write the result into r0</td>
</tr>
<tr>
<td>LDB_S</td>
<td>r0, [gp,s9]</td>
<td>dest ← address[gp+s9].b</td>
<td>Load unsigned byte from address calculated by Global Pointer (r26) + signed immediate (signed immediate is 8-bit aligned) and write the result into r0</td>
</tr>
<tr>
<td>LDW_S</td>
<td>r0, [gp,s10]</td>
<td>dest ← address[gp+s10].w</td>
<td>Load unsigned word from address calculated by Global Pointer (r26) + signed immediate (signed immediate is 16-bit aligned) and write the result into r0</td>
</tr>
<tr>
<td>LD_S</td>
<td>b, [pcl,u10]</td>
<td>dest ← address[pcl+u10]</td>
<td>Load long word from address calculated by longword aligned program counter (pcl) + unsigned immediate (unsigned immediate is 32-bit aligned).</td>
</tr>
</tbody>
</table>
Related Instructions:

ST

LR

Description:
A memory load occurs from the address that is calculated by adding source operand 1 (src1) with source operand 2 (src2) and the returning load data is written into the destination register (dest).

**CAUTION**
The addition of src1 to src2 is performed with a simple 32-bit adder which is independent of the ALU. No exception occurs if a carry or overflow occurs. The resultant calculated address may overlap into unexpected regions depending of the values of src1 and src2.

The status flags are not updated with this instruction.

**NOTE**
For the 16-bit encoded instructions that work on the stack pointer (SP) or global pointer (GP) the offset is aligned to 32-bit. For example LD_S b,[sp,u7] only needs to encode the top 5 bits since the bottom 2 bits of u7 are always zero because of the 32-bit data alignment.

The size of the requested data is specified by the data size field <.zz> and by default data is zero extended from the most significant bit of the data to the most significant bit of the long-word.

**NOTE**
When a memory controller is employed: Load bytes can be made to any byte alignments, Load words should be made from word aligned addresses and Load longs should be made only from long aligned addresses.

Data can be sign extended by enabling sign extend <.x>.

Note that using the sign extend suffix on the LD instruction with a 32-bit data size is undefined for the ARCtangent-A5 and ARC 600 processors and should not be used.

Using the sign extend suffix on the LD instruction with a 32-bit data size will raise an Instruction Error exception on the ARC 700 processor.

If the processor contains a data cache, load requests can bypass the cache by using the <.di> syntax. The address write-back mode can be selected by use of the <.aa> syntax. Note than when using the scaled source addressing mode (.AS), the scale factor is dependent upon the size of the data word requested (.zz).

For the ARC 600 processor loads to a null register using the long-immediate data indicator should be avoided.

For the ARC 700 processor loads to a null register using the long-immediate data performs a pre-fetch operation

**NOTE**
LP_COUNT should not be used as the destination of a load. For example the following instruction is not allowed: LD LP_COUNT, [r0]

**Pseudo Code Example:**

```c
if AA==0 then address = src1 + src2 /* LD */
if AA==1 then address = src1 + src2
if AA==2 then address = src1
if AA==3 and ZZ==0 then
    address = src1 + (src2 << 2)
if AA==3 and ZZ==2 then
    address = src1 + (src2 << 1)
if AA==1 or AA==2 then
    src1 = src1 + src2
DEBUG[LD] = 1

dest = Memory(address, size) /* On Returning Load */
if X==1 then
    dest = Sign_Extend(dest, size)
if NoFurtherLoadsPending() then
    DEBUG[LD] = 0
```

ARCompact™ Programmer's Reference 245
Assembly Code Example:
LD r0,[r1,4] ; Load long word from memory
; address r1+4 and write
; result to r0
Loop Set Up

Branch Operation

Operation:
if (cc=false) then cPC ← (cPCL+rd) else (LP_END ← cPCL+rd) & (LP_START ← nPC)

Format:
inst rel_addr

Format Key:
rel_addr = cPCL + rd
rd = Relative Displacement
cc = Condition Code
cPC = Current Program Counter
cPCL = Current Program Counter (Address from the 1st byte of the instruction, 32-bit aligned)
nPC = Next PC
LP_START = 32-Bit Loop Start Auxiliary Register (0x02)
LP_END = 32-Bit Loop End Auxiliary Register (0x03)

Syntax:
Loop Set Up
(Conditional)
LP<cc> u7 00100RRR1101000RRruuuuu1QQQQ
Loop Set Up
(Unconditional)
LP s13 00100RRR101000RRssssssSSSSSS

Condition Codes <cc>:

<table>
<thead>
<tr>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
<th>Code</th>
<th>Q Field</th>
<th>Description</th>
<th>Test</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, RA</td>
<td>00000</td>
<td>Always</td>
<td>I</td>
<td>VC, NV</td>
<td>01000</td>
<td>Over-flow clear</td>
<td>/V</td>
</tr>
<tr>
<td>EQ, Z</td>
<td>00001</td>
<td>Zero</td>
<td>Z</td>
<td>GT</td>
<td>01001</td>
<td>Greater than (signed)</td>
<td>(N and V and /Z) or (/N and /V and /Z)</td>
</tr>
<tr>
<td>NE, NZ</td>
<td>00010</td>
<td>Non-Zero</td>
<td>/Z</td>
<td>GE</td>
<td>01010</td>
<td>Greater than or equal to (signed)</td>
<td>(N and V) or (/N and /V)</td>
</tr>
<tr>
<td>PL, P</td>
<td>00011</td>
<td>Positive</td>
<td>/N</td>
<td>LT</td>
<td>01011</td>
<td>Less than (signed)</td>
<td>(N and /V) or (/N and V)</td>
</tr>
<tr>
<td>MI, N</td>
<td>00100</td>
<td>Negative</td>
<td>N</td>
<td>LE</td>
<td>01100</td>
<td>Less than or equal to (signed)</td>
<td>Z or (N and /V) or (/N and V)</td>
</tr>
<tr>
<td>CS, C, LO</td>
<td>00101</td>
<td>Carry set, lower than (unsigned)</td>
<td>C</td>
<td>HI</td>
<td>01101</td>
<td>Higher than (unsigned)</td>
<td>/C and /Z</td>
</tr>
<tr>
<td>CC, NC, HS</td>
<td>00110</td>
<td>Carry clear, higher or same (unsigned)</td>
<td>/C</td>
<td>LS</td>
<td>01110</td>
<td>Lower than or same (unsigned)</td>
<td>C or Z</td>
</tr>
<tr>
<td>VS, V</td>
<td>00111</td>
<td>Over-flow set</td>
<td>V</td>
<td>PNZ</td>
<td>01111</td>
<td>Positive non-zero</td>
<td>/N and /Z</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Z</th>
<th>N</th>
<th>C</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>= Unchanged</td>
<td>= Unchanged</td>
<td>= Unchanged</td>
<td>= Unchanged</td>
</tr>
</tbody>
</table>

Key:
L = Limm Data
**Loop Operation:**

<table>
<thead>
<tr>
<th>Loop Format</th>
<th>Loop Operation (Conditional Execution &lt;cc&gt;)</th>
<th>False</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPcc u7</td>
<td>aux_reg[LP_END] = cPCL + u7</td>
<td>cPC ← cPCL + u7</td>
</tr>
<tr>
<td></td>
<td>aux_reg[LP_START] = nPC</td>
<td></td>
</tr>
<tr>
<td>LP s13</td>
<td>aux_reg[LP_END] = cPCL + s13</td>
<td>Always True</td>
</tr>
<tr>
<td></td>
<td>aux_reg[LP_START] = nPC</td>
<td></td>
</tr>
</tbody>
</table>

**Related Instructions:**

None

**Description:**

When the specified condition is not met whilst using the LPcc instruction, the relative displacement value (rd) is added to the current PC (actually cPCL) and program execution is subsequently resumed from the new 16-bit aligned cPC. In the event that the condition is met, the auxiliary register LP_END (auxiliary register 0x03) is updated with the resulting address of cPCL + rd. In parallel LP_START (auxiliary register 0x02) is updated with the next PC (nPC).

The non-conditional LP instruction always updates LP_END and LP_START auxiliary registers.

---

**CAUTION**

The LPcc instruction should not be in the executed delay slot of branch and jump instructions, and therefore the LPcc instruction cannot immediately follow a Bcc.D, BLcc.D, Jcc.D, JLcc.D, BRcc.D or BBITn.D instruction.

---

The loop mechanism is always active and the registers used by the loop mechanism are set up with the LP instruction.

As LP_END is set to 0 upon Reset, it is not advisable to execute an instruction placed at the end of program memory space (0xFFFFFFFFC or 0xFFFFFFFE) as this will trigger the LP mechanism if no other LP has been set up since Reset. Also, caution is needed if code is copied or overlaid into memory, that before executing the code that LP_END is initialized to a safe value (i.e. 0) to prevent accidental LP triggering. Similar caution is required if using any form of MMU or memory mapping.

The LP instruction is encoded to use immediate values (syntax u7 or syntax s12). Encoding the operand mode (bits 23:22) to be 0x0 or 0x1 is not recommended. Additionally using operand mode 0x3 with sub-operand mode 0x0 is not recommended. The reserved field, R, is ignored by the processor.

The LP instruction may be used to set up a loop with a maximum set by the limit of the branch offset available in the LP instruction used.

- Conditional branch – 6 bits of unsigned offset gives +128 bytes
- Unconditional branch – 12 bits of signed offset gives +4094/-4096 bytes

Jumps and branches without linking or branch delay slots may be used at any position in the loop. The programmer must however be aware of the side-effects on the LP_COUNT register of using branches within a loop, and also of the positions within loops where certain other branch or jump instructions may not be used.

For the ARCompact based processor, when a branch is used for early termination of a loop, the value of the loop count register after loop exit is undefined under certain circumstances:

- When a branch instruction appears in the last instruction fetch of the loop.
- When the delay slot of a branch appears in the last instruction fetch of a loop (i.e. a branch with a delay slot is the penultimate instruction fetch of the loop).

One zero-overhead loop may be used inside another provided that the inner loop saves and restores the context of the outer loop and complies with all other rules. An additional rule is that a loop
instruction may not be used in either of the last two instruction slots before the end of an existing loop.

The use of zero delay loops is illustrated in the following example.

**Example 20 Example Loop Code**

```
MOV LP_COUNT,2 ; do loop 2 times (flags not set)
... ; Some intermediate instructions
LP loop_end ; set up loop mechanism to work
             ; between loop_in and loop_end
loop_in:    LR  r0,[r1]     ; first instruction
            ; in loop
        ADD  r2,r2,r0     ; sum r0 with r2
        BIC  r1,r1,4     ; last instruction
            ; in loop
loop_end:   ADD  r19,r19,r20 ; first instruction after loop
```

Direct writes to the LP_START and LP_END registers should be used to set up larger loops, if required.

Special care must be taken when directly manipulating LP_START and LP_END to ensure that the values written refer to the first address occupied by an instruction.

**ARCTangent-A5 Loop Operation**

For the ARCTangent-A5 processor, the operation of the loop mechanism is such that NEXT PC is constantly compared with the value LP_END. If the comparison is true, then LP_COUNT is tested. If LP_COUNT is not equal to 1, then the PC is loaded with the contents of LP_START, and LP_COUNT is decremented. If, however, LP_COUNT is 1, then the PC is allowed to increment normally and LP_COUNT is decremented. This is illustrated in Figure 95 on page 249.

**Figure 95 Loop Detection and Update Mechanism, ARCTangent-A5**

Special care must be taken when directly manipulating LP_START and LP_END to ensure that the values written refer to the first address occupied by an instruction. For the ARCTangent-A5 processor, unpredictable behavior will result when LP_START or LP_END are set to point to any other locations.

For the ARCTangent-A5 processor, the LP instruction must not be used to set up loops with a single instruction word. The LP instruction can only set up loops containing at least two instruction words.
This means that the LP instruction can be used to set up a loop containing a single instruction that references long immediate data – since it has in fact two instruction words.

However, if the user wishes to set up a loop containing only a single instruction word, then the LP_START and LP_END registers can be set explicitly using SR instructions. **Example 21** on page 250 shows this. The loop rules specify that a minimum of three instruction words must be *fetched* after an SR write to LP_START or LP_END and the end of the loop – hence in this case two NOP instructions are included for padding.

**Example 21 Setting up an ARCtangent-A5 Single Instruction Loop**

- MOV LP_COUNT, 5 ; no. of times to do loop
- MOV r0, dooploop ; load START loop address
- MOV r1, dooplopend ; load END loop address
- SR r0,[LP_START] ; set up loop START register
- SR r1, [LP_END] ; set up loop END register
- NOP ; allow time to update regs
- NOP ; can move useful instrs. here

`dooploop:` OR r21, r22, r23 ; single instruction in loop

`dooplopend:` ADD r19, r19, r20 ; first instruction after loop

There are also rules about where SLEEP and BRK instructions may be placed within zero-overhead loops. The programmer should never insert a BRK or a SLEEP as the last instruction in a zero overhead loop. To summarize the effect that the loop mechanism has on these special cases see the following tables, according to the the notes:

- Instruction numbers Insn-N refer to the sequence of instructions slots within a loop – which is not the same as the instruction positions if branches are used within the loop.

- Two instruction slots are taken by instructions with long immediate data – The first position (to which the rules apply) is the instruction, the second is the long immediate data word.

The following table covers loop setup and use of long immediate data for the ARCtangent-A5 processor.

**Table 88 Loop setup and long immediate data, ARCtangent-A5**

<table>
<thead>
<tr>
<th>Loop_set_up</th>
<th>Writing LP_COUNT</th>
<th>Reading LP_COUNT</th>
<th>Writing LP_END, LP_START</th>
<th>Reading LP_END, LP_START</th>
<th>Long_imm. op</th>
<th>Imm</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP_LOOP_END</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LP_COUNT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Loop_st:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>insn-4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins-3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins-2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins-1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Insn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Key:**

- ?¹
  - Writes to the loop count register – the number of loop iterations executed before the loop count mechanism takes account of the change is undefined.

- ?²
  - Reads from the loop count register – the value returned may not be the number of the current loop iteration.

- x
  - An instruction of this type may not be executed in this instruction slot.

- n/a
  - Instructions using long immediate data take two slots. Hence the instruction itself
cannot be present in the last instruction slot.

The following tables cover use of branch and jump instructions for the ARCtangent-A5 processor:

### Table 89 Branch and Jumps in loops, flow(1), ARCtangent-A5

<table>
<thead>
<tr>
<th></th>
<th>Bcc</th>
<th>BRcc</th>
<th>Bcc.d</th>
<th>BLcc.d</th>
<th>BRcc.d</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loop_st:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-4</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-1</td>
<td>!</td>
<td>!</td>
<td>!</td>
<td>x</td>
<td>!</td>
</tr>
<tr>
<td>Insn</td>
<td>!</td>
<td>!</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Loop_end:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Key:**

- !: Loop count register value unpredictable when branch taken to exit early from the loop.
- x: An instruction of this type may not be executed in this instruction slot.

### Table 90 Branch and Jumps in loops, flow(2), ARCtangent-A5

<table>
<thead>
<tr>
<th></th>
<th>Jcc Timm</th>
<th>JLcc Timm</th>
<th>LP other_loop</th>
<th>SLEEP BRK</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loop_st:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-2</td>
<td>!</td>
<td>x</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-1</td>
<td>n/a</td>
<td>n/a</td>
<td>x</td>
<td>...</td>
</tr>
<tr>
<td>Insn</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Loop_end:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Key:**

- !: Loop count register value unpredictable when branch taken to exit early from the loop.
- x: An instruction of this type may not be executed in this instruction slot.
- n/a: Instructions using long immediate data take two slots. Hence the instruction itself cannot be present in the last instruction slot.
**ARC 600 Loop Operation**

The ARC 600 processor determines the next address from which to fetch an instruction according to whether there is a branch or jump being executed and whether the current program counter (cPC) has reached the last instruction of a zero overhead loop. If a branch or jump instruction is taken then the target of that instruction always defines the next PC. Whenever current PC reaches the last instruction of a zero overhead loop the LP_COUNT register is decremented. This happens regardless of whether the loop will iterate or whether the loop will terminate.

On reaching the last instruction of a zero overhead loop the processor will examine the LP_COUNT register. If it is not equal to either 0 or 1, and there is no taken branch at that location, then the program counter will be set to LP_START.

This is illustrated in Figure 96 on page 252.

![Figure 96 Loop Detection and Update Mechanism, ARC 600](image)

Special care must be taken when directly manipulating LP_START and LP_END to ensure that the values written refer to the first address occupied by an instruction. For the ARC 600 processor, unpredictable behavior will result when LP_START or LP_END are set to point to any other locations.

For the ARC 600 processor, the LP instruction must not be used to set up loops with a single instruction word. The LP instruction can only set up loops containing at least two instruction words. This means that the LP instruction can be used to set up a loop containing a single instruction that references long immediate data – since it has in fact two instruction words.

However, if the user wishes to set up a loop containing only a single instruction word, then the LP_START and LP_END registers can be set explicitly using SR instructions. Example 22 on page 253 shows this. The loop rules specify that a minimum of three instruction words must be fetched after an SR write to LP_START or LP_END and the end of the loop – hence in this case two NOP instructions are included for padding.
Example 22 Setting up an ARC 600 Single Instruction Loop

MOV LP_COUNT, 5 ; no. of times to do loop
MOV r0, dooploop ; load START loop address
MOV r1, dooploopend ; load END loop address
SR r0, [LP_START] ; set up loop START register
SR r1, [LP_END] ; set up loop END register
NOP ; allow time to update regs
NOP ; can move useful instrs. here
dooploop: OR r21, r22, r23 ; single instruction in loop
dooploopend: ADD r19, r19, r20 ; first instruction after loop

There are also rules about where SLEEP and BRK instructions may be placed within zero-overhead loops. The programmer should never insert a BRK or a SLEEP as the last instruction in a zero overhead loop.

To summarize the effect that the loop mechanism has on these special cases see the tables below.

Notes:
- Instruction numbers Insn-N refer to the sequence of instructions slots within a loop – which is not the same as the instruction positions if branches are used within the loop.
- Two instruction slots are taken by instructions with long immediate data – The first position (to which the rules apply) is the instruction, the second is the long immediate data word.

The following table covers loop setup and use of long immediate data for the ARC 600 processor.

Table 91 Loop setup and long immediate data, ARC 600

<table>
<thead>
<tr>
<th>Loop Set Up</th>
<th>Writing</th>
<th>Reading</th>
<th>Long Imm.</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP</td>
<td>LP_COUNT</td>
<td>LP_COUNT</td>
<td>op</td>
</tr>
<tr>
<td>Loop_st:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins3</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Loop_end:</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-4</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-3</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-2</td>
<td>x</td>
<td>?¹</td>
<td>x</td>
</tr>
<tr>
<td>Insn-1</td>
<td>x</td>
<td>?¹</td>
<td>x</td>
</tr>
<tr>
<td>Insn</td>
<td>x</td>
<td>?¹</td>
<td>x</td>
</tr>
<tr>
<td>Outins1</td>
<td>x</td>
<td>?²</td>
<td>x</td>
</tr>
<tr>
<td>Outins2</td>
<td>x</td>
<td>?²</td>
<td>x</td>
</tr>
</tbody>
</table>

Key:
- ?¹ Writes to the loop count register – the number of loop iterations executed before the loop count mechanism takes account of the change is undefined.
- ?² Reads from the loop count register – the value returned may not be the number of the current loop iteration.
- x An instruction of this type may not be executed in this instruction slot.
- n/a Instructions using long immediate data take two slots. Hence the instruction itself cannot be present in the last instruction slot.
The following tables cover use of branch and jump instructions for the ARC 600 processor:

**Table 92 Branch and Jumps in loops, flow(1), ARC 600**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins4</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-4</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Loop_end:</td>
<td>x²</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Outins1</td>
<td>x²</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Outins2</td>
<td>x²</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
</tbody>
</table>

**Key:**

- x: An instruction of this type may not be executed in this instruction slot.
- x²: A branch or jump may be placed in this position provided its target is outside the loop. Upon exit the value of LP_COUNT will be one less than the number of iterations executed. A branch or jump may not be placed in this position if its target is inside the loop. If this rule is violated the loop may execute an undefined number of iterations.

**Table 93 Branch and Jumps in loops, flow(2), ARC 600**

<table>
<thead>
<tr>
<th>Loop_st:</th>
<th>Jcc limm</th>
<th>JLcc limm</th>
<th>LP other_loop</th>
<th>SLEEP</th>
<th>BRK</th>
<th>SWI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>Insn-2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>Insn-1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>Insn</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>Loop_end:</td>
<td>x²</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins1</td>
<td>x²</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins2</td>
<td>x²</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Key:**

- x: An instruction of this type may not be executed in this instruction slot.

**ARC 700 Loop Operation**

For the ARC 700 processor, the loop mechanism is active when the loop-inhibit bit STATUS32[L] is set to zero. This bit is set to disable the loop mechanism on an interrupt or an exception (including TRAP instructions). Loops are enabled (STATUS32[L]=0) after **Reset**. The loop-inhibit bit is cleared (loops allowed) whenever the processor commits a taken conditional LP instruction or an unconditional LP instruction. From kernel mode, the value of the bit can also be set/restored using the RTIE instruction.
When the loop mechanism is disabled (STATUS32[L]=1), loop-end conditions are ignored - no change of program flow is taken, loop count is not decremented. The STATUS32[L] register does not affect reads and writes to the loop control registers.

The machine checks for a loop-end condition when calculating the next program counter address, before each instruction is completed.

A loop-end condition is detected when:

- The instruction to be completed is not a taken branch or jump - note this includes a LPcc which evaluates false.
  - In the case of a taken branch or jump, the loop-end condition is bypassed, and the next instruction (NEXT_PC) comes from the branch/jump target.
- STATUS32[DE] is 0 and BTA[0] = - the instruction is not in the delay slot instruction of a branch.
  - In the case when STATUS32[DE] = 1 and BTA[0] = 1, the instruction pointed to by PC is the delay slot instruction of a branch, therefore the next instruction (NEXT_PC) comes from the address in the Branch Target Address (BTA) register.
  - In the case when STATUS32[DE] = 1 and BTA[0] = 0, the preceding branch was not-taken, therefore the current instruction is still considered as end-of-loop.
- STATUS32[L] is 0
  - This bit is set to 1 to disable loop-end detection.
- The instruction to be completed is the last in a loop
  - Current PC + current instruction_size = LP_END
- LP_COUNT is not equal to 1
  - In the case when LP_COUNT=1, LP_COUNT is decremented and execution continues from the instruction pointed to by LP_END.

When a loop-end condition is detected, the machine jumps to the address in LP_START, and LP_COUNT is decremented.

If LP_COUNT is 1, then the machine will continue execution from the instruction pointed to by LP_END; LP_COUNT is also decremented. This is illustrated in the following diagram.
The ARC 700 processor allows the LP instruction to be used to set up a loop with a minimum of one instruction.

If a LP_START value is provided which does not match the start of an instruction, and the loop-end condition is reached, the result will the same as if a branch or jump had been made to the faulty address.

If a LP_END value is provided which does not match the start of an instruction, the loop-end condition will never be detected.

The update to the LP_START and LP_COUNT registers will take effect immediately after the LP instruction has committed. Note that any change of program flow required (i.e. jump to LP_START) will be completed before LP_START and LP_END are updated.

As a result, executing a LP instruction from the last instruction in the loop will take effect from the next loop iteration. Executing LP from any other position in the loop will take effect in the current loop iteration.

To summarize the effect that the loop mechanism has on these special cases see the tables below.

Notes:

- Instruction numbers Insn-N refer to the sequence of instructions slots within a loop – which is not the same as the instruction positions if branches are used within the loop.
- Two instruction slots are taken by instructions with long immediate data – The first position (to which the rules apply) is the instruction, the second is the long immediate data word.

The following table covers loop setup and use of long immediate data for the ARC 700 processor.
### Table 94 Loop setup and long immediate data, ARC 700

<table>
<thead>
<tr>
<th>Loop Setup</th>
<th>Writing</th>
<th>Reading</th>
<th>Writing</th>
<th>Reading</th>
<th>Long Imm.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loop_st:</td>
<td>Writing</td>
<td>Reading</td>
<td>Writing</td>
<td>Reading</td>
<td>Long Imm.</td>
</tr>
<tr>
<td>LP</td>
<td>LP_COUNT</td>
<td>LP_COUNT</td>
<td>LP_END</td>
<td>LP_END</td>
<td>op Timm</td>
</tr>
<tr>
<td>loop_end</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-4</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
</tbody>
</table>

#### Loop_end:

<table>
<thead>
<tr>
<th>Outins1</th>
<th>Outins2</th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td>n/a</td>
</tr>
</tbody>
</table>

#### Key:

- **n** Updates to loop registers take affect after loop end condition has been evaluated, i.e. in the next loop iteration.
- **n/a** Instructions using long immediate data take two slots. Hence the instruction itself cannot be present in the last instruction slot.

The following tables cover use of branch and jump instructions for the ARC 700 processor:

### Table 95 Branch and Jumps in loops, flow(1), ARC 700

<table>
<thead>
<tr>
<th>Bcc</th>
<th>Jcc [Rn]</th>
<th>BRcc</th>
<th>BRCc.d</th>
<th>BLcc</th>
<th>BLcc.d</th>
<th>BRcc.d</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Loop_st:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Ins3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-4</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-3</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-2</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn-1</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Insn</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>Loop_end:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Key:

- **x** An instruction of this type may not be executed in this instruction slot. An Illegal Instruction Sequence exception is taken if the instruction is attempted.
- **o** Return address will be outside the loop.
### Table 96 Branch and Jumps in loops, flow(2), ARC 700

<table>
<thead>
<tr>
<th>Jcc</th>
<th>limm</th>
<th>JLcc</th>
<th>limm</th>
<th>LP other_loop</th>
<th>SLEEP</th>
<th>BRK</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loop_st:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ins2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Insn-1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Insn</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Loop_end:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Outins2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Key:**
- `n`: Updates to loop registers take affect after loop end condition has been evaluated, i.e. in the next loop iteration
- `o`: Return address will be outside the loop

### Pseudo Code Example:

```plaintext
if cc==true then /* LPcc */
    Aux_reg(LP_START) = nPC
    Aux_reg(LP_END) = cPCL + rd
    PC = nPC
else
    PC = cPCL + rd
```

### Assembly Code Example:

```assembly
LPNE label ; if the Z flag is set then
    branch to label else
    set LP_START to address of
    next instruction and set
    LP_END to label
```

The use of zero delay loops is illustrated below.

```assembly
MOV LP_COUNT,2 ; do loop 2 times (flags not set)
LP loop_end ; set up loop mechanism to work
    between loop_in and loop_end
loop_in: LR r0,[r1] ; first instruction
    in loop
ADD r2,r2,r0 ; sum r0 with r2
BIC r1,r1,4 ; last instruction
    in loop
loop_end: ADD r19,r19,r20 ; first instruction after loop
```

The LP instruction can be used to set up a loop containing a single instruction that references long immediate data – since it has two instruction words:

```assembly
LP loop_end ;
loop_in: ADD r22,r22,0x00010000 ; single instruction in loop
loop_end: ADD r19,r19,r20 ; first instruction after loop
```
LR

Load from Auxiliary Register

Control Operation

Operation:
\[ \text{dest} \leftarrow \text{aux\_reg}(\text{src}) \]

Format:
\[ \text{inst dest, src} \]

Format Key:
- \text{src} = Source Operand
- \text{dest} = Destination
- \text{aux\_reg} = Auxiliary Register

Syntax:

\begin{align*}
\text{LR} & \quad b,[c] \\
& \begin{array}{c}
00100bb001010100BBBCCCCCRRRRRR \\
\end{array} \\
\text{LR} & \quad b,[\text{limm}] \\
& \begin{array}{c}
00100bb001010100BBB111110RRRRRR \ L \\
\end{array} \ \\
\text{LR} & \quad b,[u6] \\
& \begin{array}{c}
00100bb001010100BBBuuuuu000000 \\
\end{array} \ \ \\
\text{LR} & \quad b,[s12] \\
& \begin{array}{c}
00100bb101010100BBssssssSSSSSS \\
\end{array}
\end{align*}

Flag Affected (32-Bit):
- Z = Unchanged
- N = Unchanged
- C = Unchanged
- V = Unchanged

Key:
- L = Limm Data

Related Instructions:
- SR
- LD

Description:
Get the data from the auxiliary register whose number is obtained from the source operand (src) and place the data into the destination register (dest).

The status flags are not updated with this instruction therefore the flag setting field, F, is encoded as 0. The reserved field, R, is ignored by the processor, but should be set to 0.

The LR instruction cannot be conditional therefore encoding the operand mode (bits 23:22) to be 0x3 will raise an Instruction Error exception in the ARC 700 processor.

For the ARCTangent-A5 and ARC 600 processors, the behavior is undefined if an LR instruction is encoded using the operand mode of 0x3.

Pseudo Code Example:
\[ \text{dest} = \text{Aux\_reg}(\text{src}) \]

Assembly Code Example:
\[ \text{LR r1,[r2]} \]

; Load contents of Aux. register pointed to by r2 into r1
LSR
Logical Shift Right
Logical Operation

Operation:
dest ← LSR by 1 (src)

Format:
inst dest, src

Format Key:
dest = Destination Register
c = Source Operand

Syntax:
With Result
LSR<.f> b,c
LSR<.f> b,u6
LSR<.f> b,limm
LSR_S b,c

Without Result
LSR<.f> 0,c
LSR<.f> 0,u6
LSR<.f> 0,limm

Flag Affected (32-Bit):  Key:
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Set if carry is generated
V = Unchanged

Related Instructions:
ASL  ASR
ROR  RRC
ASL multiple ASR multiple
ROR multiple LSR multiple

Description:
Logically right shift the source operand (src) by one and place the result into the destination register (dest).

The most significant bit of the result is replaced with 0.

Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
```c
dest = src >> 1  /* LSR */
dest[31] = 0
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = src[0]
```
Assembly Code Example:

```
LSR r1,r2    ; Logical shift right
             ; contents of r2 by one bit
             ; and write result into r1
```
LSR multiple

Multiple Logical Shift Right

Logical Operation

Operation:
if (cc=true) then dest ← logical shift right of src1 by src2

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result
LSR.<f> a,b,c 00101bbb00000001FBBBCCCCAAA
LSR.<f> a,b,u6 00101bbb01000001FBBBuuuuAAA
LSR.<f> b,b,s12 00101bbb10000001FBBBBssssSSSSS
LSR.<cc><f> b,b,c 00101bbb11000001FBBBBCCCC0QQQ
LSR.<cc><f> b,b,u6 00101bbb11000001FBBBBuuuu1QQQ
LSR_S b,b,c 01111bbbccc11001
LSR_S b,b,u5 10111bbb001uuuu

Without Result
LSR.<f> 0,b,c 00101bbb00000001FBBBBCCCI11110
LSR.<f> 0,b,u6 00101bbb01000001FBBBBuuuu11110
LSR.<cc><f> 0,limm,c 0010111011000001F111CCCI0QQQ

Flag Affected (32-Bit):

Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated
V = Unchanged
L = Limm Data

Related Instructions:
ASL
ROR
ASL multiple
ROR multiple

Description:
Logically, shift right src1 by src2 places and place the result in the destination register. Only the bottom 5 bits of src2 are used as the shift value.

Any flag updates will only occur if the set flags suffix (.F) is used.
Pseudo Code Example:
if cc==true then  /* LSR */
    dest = src1 >> (src2 & 31)  /* Multiple */
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = if src2==0 then 0 else src1[sr2-1]

Assembly Code Example:
LSR r1,r2,r3  ; Logical shift right
              ; contents of r2 by r3 bits
              ; and write result into r1
**MAX**

Return Maximum Value

Arithmetic Operation

**Operation:**

if (cc=true) then dest ← MAX(src1, src2)

**Format:**

inst dest, src1, src2

**Format Key:**

dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code
MAX = Return Maximum Value

**Syntax:**

<table>
<thead>
<tr>
<th>With Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX&lt;.f&gt; a,b,c</td>
<td>00100bbb0001000FBBCCCCC1AAAAAA</td>
</tr>
<tr>
<td>MAX&lt;.f&gt; a,b,u6</td>
<td>00100bbb0001000FBBuuuuuu1AAAAAA</td>
</tr>
<tr>
<td>MAX&lt;.f&gt; b,b,s12</td>
<td>00100bbb0101000FBBssssssSSSSSS</td>
</tr>
<tr>
<td>MAX&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
<td>00100bbb0011000FBBCCCQ0QQQQ</td>
</tr>
<tr>
<td>MAX&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
<td>00100bbb0011000FBBuuuuuu1QQQQQ</td>
</tr>
<tr>
<td>MAX&lt;.f&gt; a,limm,c</td>
<td>0010011110110100FBBCCCCC1AAAAAA</td>
</tr>
<tr>
<td>MAX&lt;.f&gt; a,b,limm</td>
<td>0010011111010000FBB111110AAAAAA</td>
</tr>
<tr>
<td>MAX&lt;.cc&gt;&lt;.f&gt; b,b,limm</td>
<td>0010011111100100FBB111111QQQQQ</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Without Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX&lt;.f&gt; 0,b,c</td>
<td>00100bbb0011000FBBCCCCC111110</td>
</tr>
<tr>
<td>MAX&lt;.f&gt; 0,b,u6</td>
<td>00100bbb0011000FBBuuuuuu111110</td>
</tr>
<tr>
<td>MAX&lt;.f&gt; 0,limm</td>
<td>0010011111011000FBB111110QQQQQ</td>
</tr>
<tr>
<td>MAX&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
<td>0010011111101100FBB111111QQQQQ</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

| Z | = Set if both source operands are equal |
| N | = Set if most significant bit of result of src1-src2 is set |
| C | = Set if src2 is selected (src2 >= src1) |
| V | = Set if overflow is generated (as a result of src1-src2) |

**Pseudo Code Example:**

```plaintext
if cc==true then
  alu = src1 - src2
  if src2 >= src1 then
    dest = src2
  else
    dest = src1
  if F==1 then
    Z_flag = if alu==0 then 1 else 0
    N_flag = alu[31]
    V_flag = Overflow()
    C_flag = if src2>=src1 then 1 else 0
/* MAX */
```

**Related Instructions:**

MIN, CMP

**Description:**

Return the maximum of the two signed source operands (src1 and src2) and place the result in the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.
Assembly Code Example:
MAX r1, r2, r3 ; Take maximum of r2 and r3
; and write result into r1
**MIN**

**Return Minimum Value**

**Arithmetic Operation**

**Operation:**

if (cc=true) then dest ← MIN(src1, src2)

**Format:**

inst dest, src1, src2

**Format Key:**

dest = Destination Register

src1 = Source Operand 1

src2 = Source Operand 2

cc = Condition code

MIN = Return Minimum Value

**Syntax:**

**With Result**

| MIN<.f> | a,b,c | 00100bb0001001FBBCCCCC0AAAAA |
| MIN<.f> | a,b,u6 | 00100bb01001001FBBuuuuuu0AAAAA |
| MIN<.f> | b,b,s12 | 00100bb10001001FBBssssss0SSSSS |
| MIN<.cc><.f> | b,b,c | 00100bb11001001FBBCCCCC0QQQQQ |
| MIN<.cc><.f> | b,b,u6 | 00100bb11001001FBBuuuuuu0QQQQQ |
| MIN<.f> | a,limm,c | 0010011000010011F111CCCCC0AAAAA |
| MIN<.f> | a,limm | 00100bb00001001FBB111110AAAAA |
| MIN<.cc><.f> | b,limm | 00100bb11001001FBB1111100QQQQQ |

**Without Result**

| MIN<.f> | 0,b,c | 00100bb00001001FBBCCCCC11110 |
| MIN<.f> | 0,b,u6 | 00100bb01001001FBBuuuuuu11110 |
| MIN<.f> | 0,limm | 00100bb00001001FBB11111011110 |
| MIN<.cc><.f> | 0,limm,c | 0010011011001001F111CCCCC0QQQQQ |

**Flag Affected (32-Bit):**

Z • = Set if both source operands are equal

N • = Set if most significant bit of result of src1-src2 is set

C • = Set if src2 is selected (src2 <= src1)

V • = Set if overflow is generated (as a result of src1-src2)

**Key:**

L = Limm Data

**Related Instructions:**

MAX

**Description:**

Return the minimum of the two signed source operands (src1 and src2) and place the result in the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```plaintext
if cc==true then /* MIN */
  alu = src1 - src2
if src2 <= src1 then
  dest = src2
else
  dest = src1
if F==1 then
  Z_flag = if alu==0 then 1 else 0
  N_flag = alu[31]
  V_flag = Overflow()
  C_flag = if src2<=src1 then 1 else 0
```

266 ARCompact™ Programmer's Reference
Assembly Code Example:
MIN r1,r2,r3 ; Take minimum of r2 and r3
; and write result into r1
MOV

Move Contents

Arithmetic Operation

Operation:
if (cc=true) then dest ← src

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
cc = Condition Code

Syntax:

With Result
MOV<.f> dest, src
MOV<.cc><.f> dest, src
MOV<.cc><.f> dest, src
MOV_S dest, src

Without Result
MOV<.f> dest, src
MOV<.cc><.f> dest, src
MOV<.cc><.f> dest, src

Flag Affected (32-Bit):
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Key:
L = Limm Data

Related Instructions:
EXTB
EXTW
SWAP
SEXW

Description:
The contents of the source operand (src) are moved to the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc=true then /* MOV */
    dest = src
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]

Assembly Code Example:
MOV r1,r2 ; Move contents of r2 into r1
32 x 32 Signed Multiply Low

Extension Option

Operation:
dest ← (src1 X src2).low

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:

With Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPY&lt;.f&gt; a,b,c</td>
<td>00100bb00011010FBBBCCCCCAAAAAA</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.f&gt; a,b,u6</td>
<td>00100bb01011010FBBuuumuuAAAAAA</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.f&gt; b,b,s12</td>
<td>00100bb10011010FBBssssssSSSSSS</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
<td>00100bb11011010FBBBCCCCC000000</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
<td>00100bb11011010FBBuuumuu100000</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.f&gt; a,limm,c</td>
<td>00100bb10011010FBB111111AAAAAA L</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.f&gt; a,b,limm</td>
<td>00100bb00011010FBB111111AAAAAA L</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.cc&gt;&lt;.f&gt; b,b,limm</td>
<td>00100bb11011010FBB111111000000 L</td>
<td></td>
</tr>
</tbody>
</table>

Without Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPY&lt;.f&gt; 0,b,c</td>
<td>00100bb00011010FBBBCCCCC111110</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.f&gt; 0,b,u6</td>
<td>00100bb01011010FBBuuumuu111110</td>
<td></td>
</tr>
<tr>
<td>MPY&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
<td>00100bb10011010FBB111111000000</td>
<td>L</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Key</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td>Set when the destination register is zero.</td>
</tr>
<tr>
<td>N</td>
<td>Set when the sign bit of the 64-bit result is set</td>
</tr>
<tr>
<td>C</td>
<td>Unchanged</td>
</tr>
<tr>
<td>V</td>
<td>Set when the signed result cannot be wholly contained within the lower part of the 64-bit result. In other words, when bits 62:31 do not equal bit 64, the sign bit.</td>
</tr>
<tr>
<td>L</td>
<td>Limm Data</td>
</tr>
</tbody>
</table>

Related Instructions:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPYH</td>
<td>MPYU</td>
</tr>
<tr>
<td>MPYHU</td>
<td>DIVAW</td>
</tr>
</tbody>
</table>

Description:
Perform a signed 32-bit by 32-bit multiply of operand1 and operand2 then place the least significant 32 bits of the 64-bit result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.
**Pseudo Code Example:**

```plaintext
if cc==true then /* MPY */
    dest = (src1 * src2) & 0x0000_0000_FFFF_FFFF
```

**Assembly Code Example:**

```plaintext
MPY r1,r2,r3 ; Multiply r2 by r3
    ; and put low part of the result in r1
```
### MPYH

**32 x 32 Signed Multiply High Extension Option**

**Operation:**
\[ \text{dest} \leftarrow (\text{src1} \times \text{src2}).\text{high} \]

**Format:**
\[ \text{inst dest, src1, src2} \]

**Format Key:**
- \( \text{dest} = \) Destination Register
- \( \text{src1} = \) Source Operand 1
- \( \text{src2} = \) Source Operand 2

**Syntax:**

<table>
<thead>
<tr>
<th>With Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>a,b,c</td>
</tr>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>a,b,u6</td>
</tr>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>b,b,s12</td>
</tr>
<tr>
<td>MPYH&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,c</td>
</tr>
<tr>
<td>MPYH&lt;.cc&gt;&lt;.f&gt;</td>
<td>b,b,u6</td>
</tr>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>a,limm,c</td>
</tr>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>a,limm</td>
</tr>
<tr>
<td>MPYH&lt;.cc&gt;&lt;.f&gt;</td>
<td>0,limm,c</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Without Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>0,b,c</td>
</tr>
<tr>
<td>MPYH&lt;.f&gt;</td>
<td>0,b,u6</td>
</tr>
<tr>
<td>MPYH&lt;.cc&gt;&lt;.f&gt;</td>
<td>0,limm,c</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**
- \( Z \) = Set when the destination register is zero.
- \( L \) = Limm Data
- \( N \) = Set when the sign bit of the 64-bit result is set
- \( C \) = Unchanged
- \( V \) = Always cleared.

**Related Instructions:**
- MPY
- MPYHU
- MPYU
- MPYHU
- DIVAW

**Description:**
Perform a signed 32-bit by 32-bit multiply of operand1 and operand2 then place the most significant 32 bits of the 64-bit result in the destination register. Any flag updates will only occur if the set flags suffix \( .F \) is used.

**Pseudo Code Example:**
```plaintext
if cc=true then
    dest = (src1 * src2) >> 32 /* MPYH */
```

**Assembly Code Example:**
```assembly
MPYH r1,r2,r3
; Multiply r2 by r3 and put high part of the result in r1
```
MPYHU

32 x 32 Unsigned Multiply High
Extension Option

Operation:
dest ← (src1 X src2).high

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:

With Result
MPYHU<.f> a,b,c 00100BB00011100FBBCCCCCAAAAA
MPYHU<.f> a,b,u6 00100BB01011100FBBuuuuuAAAAAA
MPYHU<.f> b,b,s12 00100BB10011100FBBssssssSSSSSS
MPYHU<.cc><.f> b,b,c 00100BB11011100FBBCCCCC0QQQQQ
MPYHU<.cc><.f> b,b,u6 00100BB11011100FBBuuuuu1QQQQQ
MPYHU<.f> a,limm,c 00100BB00111100FBBCCCCC0QQQQQ L
MPYHU<.f> a,limm,c 00100BB00111100FBBCCCCC0QQQQQ L
MPYHU<.cc><.f> b,b,limm 00100BB11011100FBB1111100QQQQQ L
MPYHU<.cc><.f> b,b,limm 00100BB11011100FBB1111100QQQQQ L

Without Result
MPYHU<.f> 0,b,c 00100BB00011100FBBCCCCC111110
MPYHU<.f> 0,b,u6 00100BB01011100FBBuuuuu1111110
MPYHU<.cc><.f> 0,limm,c 00100BB11011100FBB1111110QQQQQ L

Flag Affected (32-Bit):

Z • = Set when the destination register is zero.
N • = Always cleared.
C • = Unchanged
V • = Always cleared.

Key:
L = Limm Data

Related Instructions:
MPY MPYU
MPYH DIVAW

Description:
Perform an unsigned 32-bit by 32-bit multiply of operand1 and operand2 then place the most significant 32 bits of the 64-bit result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then /* MPYHU */
dest = (src1 * src2) >> 32
Assembly Code Example:

    MPYHU r1, r2, r3
    ; Multiply r2 by r3
    ; and put high part of the result in r1
MPYU

32 x 32 Unsigned Multiply Low

Extension Option

Operation:
dest ← (src1 X src2).low

Format:
inst dest, src1, src2

Format Key:
dest  = Destination Register
src1  = Source Operand 1
src2  = Source Operand 2

Syntax:

With Result

MPYU<.f> a,b,c 00100bb00011101FBBCCCCC111111
MPYU<.f> a,b,u6 00100bb01011101FBBuuuuu111111
MPYU<.f> b,b,s12 00100bb10111101FBBssssss111111
MPYU<.cc><.f> b,b,c 00100bb11111101FBBCCCC111111
MPYU<.cc><.f> b,b,u6 00100bb11111101FBBuuuuu111111
MPYU<.f> a,limm,c 00100bb00011101FBBCCCCC000000
MPYU<.f> a,b,limm 00100bb01011101FBBuuuuu000000
MPYU<.cc><.f> b,b,limm 00100bb11111101FBB111111000000

Without Result

MPYU<.f> 0,b,c 00100bb00011101FBBCCCCC111111
MPYU<.f> 0,b,u6 00100bb01011101FBBuuuuu111111
MPYU<.cc><.f> 0,limm,c 00100bb11111101FBB111111000000

Flag Affected (32-Bit):      Key:
Z   = Set when the destination register is zero.     L  = Limm Data
N   = Always cleared
C   = Unchanged
V   = Set when the high part of the 64-bit result is non-zero

Related Instructions:
MPY
MPYH
MPYHU
DIVAW

Description:
Perform an unsigned 32-bit by 32-bit multiply of operand1 and operand2 then place the least significant 32 bits of the 64-bit result in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then
    dest = (src1 * src2) & 0x0000_0000_FFFF_FFFF
/* MPYU */

Assembly Code Example:
MPYU r1,r2,r3 ; Multiply r2 by r3 and put low part of the result in r1
**MUL64**

32 x 32 Signed Multiply

**Operation:**
- MLO ← low part of (src1 * src2)
- MHI ← high part of (src1 * src2)
- MMID ← middle part of (src1 * src2)

![Diagram](image)

**Format:**
inst dest, src1, src2

**Format Key:**
- dest = Destination Register
- src1 = Source Operand 1
- src2 = Source Operand 2

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,c</td>
<td>00101bbb00001000BBBCCCC111110</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,u6</td>
<td>00101bbb01001000BBBuuuu111110</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;b,s12</td>
<td>00101bbb10001000BBssssssSSSSS</td>
</tr>
<tr>
<td>MUL64</td>
<td>&lt;0,&gt;limm,c</td>
<td>0010111100001000BBBBBBBBCCCCCCCC111110</td>
</tr>
<tr>
<td>MUL64&lt;.cc&gt;</td>
<td>&lt;0,&gt;b,c</td>
<td>00101bbb11001000BBBCCCC000000</td>
</tr>
<tr>
<td>MUL64&lt;.cc&gt;</td>
<td>&lt;0,&gt;b,u6</td>
<td>00101bbb11001000BBBuuuu100000</td>
</tr>
<tr>
<td>MUL64&lt;.cc&gt;</td>
<td>&lt;0,&gt;limm,c</td>
<td>0010111100001000BBBBBBBBCCCCCCCC000000</td>
</tr>
<tr>
<td>MUL64&lt;.cc&gt;</td>
<td>&lt;0,&gt;limm</td>
<td>0010111100001000BBBBBBBBCCCCCCCC000000</td>
</tr>
<tr>
<td>MUL64_S</td>
<td>&lt;0,&gt;b,c</td>
<td>01111bbbcccc01110</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**
- Z = Unchanged
- N = Unchanged
- C = Unchanged
- V = Unchanged

**Key:**
- L = Limm Data

**Related Instructions:**
- **MULU64**
- **DIVA**

**Description:**
Perform a signed 32-bit by 32-bit multiply of operand1 and operand2 then place the most significant 32 bits of the 64-bit result in register MHI, the least significant 32 bits of the 64-bit result in register MLO, and the middle 32 bits of the 64-bit result in register MMID.

If an instruction condition placed on a MUL64 is found to be false, the multiply will not be performed, and the instruction will complete on the same cycle without affecting the values stored in the multiply result registers.
The extension auxiliary register MULHI is used to restore the high part of multiply result register if the multiply has been used, for example, by an interrupt service routine. The lower part of the multiply result register can be restored by multiplying the desired value by 1.

The status flags are not updated with this instruction therefore the flag setting field, F, should be encoded as 0.

**Pseudo Code Example:**

```c
if cc==true then
    mlo = src1 * src2
    mmid = (src1 * src2) >> 16
    mhi = (src1 * src2) >> 32
```

**Assembly Code Example:**

```assembly
MUL64 r2, r3 ; Multiply r2 by r3
              ; and put the result in the special
              ; result registers
```
**MULU64**

**32 x 32 Unsigned Multiply Extension Option**

**Operation:**
- \( \text{MLO} \leftarrow \text{low part of } (\text{src1} \times \text{src2}) \)
- \( \text{MHI} \leftarrow \text{high part of } (\text{src1} \times \text{src2}) \)
- \( \text{MMID} \leftarrow \text{middle part of } (\text{src1} \times \text{src2}) \)

**Format:**
- \( \text{inst dest, src1, src2} \)

**Format Key:**
- \( \text{dest} = \text{Destination Register} \)
- \( \text{src1} = \text{Source Operand 1} \)
- \( \text{src2} = \text{Source Operand 2} \)

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULU64 &lt;0,b,c&gt;</td>
<td>001011bb00001010bbcccccc111110</td>
</tr>
<tr>
<td>MULU64 &lt;0,b,u6&gt;</td>
<td>001011bb010010100000uuuuuu111110</td>
</tr>
<tr>
<td>MULU64 &lt;0,b,s12&gt;</td>
<td>001011bb100010100bbssssssssssss</td>
</tr>
<tr>
<td>MULU64 &lt;0,limm,c&gt;</td>
<td>0010111100001010111cccccc111110 [L]</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**
- \( \text{Z} = \text{Unchanged} \)
- \( \text{N} = \text{Unchanged} \)
- \( \text{C} = \text{Unchanged} \)
- \( \text{V} = \text{Unchanged} \)

**Key:**
- \( \text{L} = \text{Limm Data} \)

**Related Instructions:**
- **MUL64**
- **DIVAW**

**Description:**
Perform an unsigned 32-bit by 32-bit multiply of operand1 and operand2 then place the most significant 32 bits of the 64-bit result in register MHI, the least significant 32 bits of the 64-bit result in register MLO, and the middle 32 bits of the 64-bit result in register MMID.

If an instruction condition placed on a MULU64 is found to be false, the multiply will not be performed, and the instruction will complete on the same cycle without affecting the values stored in the multiply result registers.
The extension auxiliary register MULHI is used to restore the high part of multiply result register if the multiply has been used, for example, by an interrupt service routine. The lower part of the multiply result register can be restored by multiplying the desired value by 1.

The status flags are not updated with this instruction therefore the flag setting field, F, should be encoded as 0.

**Pseudo Code Example:**

```plaintext
if cc==true then /* MULU64 */
    mlo = src1 * src2
    mmid = (src1 * src2) >> 16
    mhi = (src1 * src2) >> 32
```

**Assembly Code Example:**

```
MULU64 r2, r3 ; Multiply r2 by r3
    ; and put the result in the special result registers
```
NEG

Negate

Arithmetic Operation

Operation:
dest ← 0 - src

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>NEG&lt;.f&gt; a,b</td>
<td></td>
</tr>
<tr>
<td>NEG&lt;.cc&gt;&lt;.f&gt; b,b</td>
<td></td>
</tr>
<tr>
<td>NEG_S b,c</td>
<td></td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit): Key:

- **Z** = Set if result is zero
- **N** = Set if most significant bit of result is set
- **C** = Set if carry is generated
- **V** = Set if overflow is generated

Key:

- **L** = Limm Data

Related Instructions:

ABS
RSUB

Description:
The negate instruction subtracts the source operand (src) from zero and places the result into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

NOTE
The 32-bit instruction format is an encoding of the reverse subtract instruction using an unsigned 6-bit immediate value set to 0.

Pseudo Code Example:

dest = 0 - src /* NEG */

Assembly Code Example:

NEG r1,r2 ; Negate r2 and write result into r1
NEGS

Negate with Saturation
Extended Arithmetic Operation

Operation:
dest ← sat$_{32}$(0-src)

Format:
inst dest, src

Format Key:
dest = Destination Register
src = Source Operand 1

Syntax:
With Result Instruction Code
NEGS<.f> b,c 00101bbb00101111FBBBCCCCC000111
NEGS<.f> b,u6 00101bbb01101111FBBBuuuuu000111
NEGS<.f> b,limm 00101bbb0101111FBBB111110000111

Without Result
NEGS<.f> 0,c 0010111000101111F111CCCCCC000111
NEGS<.f> 0,u6 0010111001101111F111uuuuuu000111
NEGS<.f> 0,limm 0010111000101111F111111110000111

Flag Affected (32-Bit):
Z  • = Set if result is zero
N  • = Set if most significant bit of result is set
C  = Unchanged
V  • = Set if input is 0x8000_0000 otherwise cleared
S  • = Set if input is 0x8000_0000 (‘sticky’ saturation)

Related Instructions:
SAT16 NEGSW
RND16 ABSS

Description:
Negate the 32-bit operand with saturation and place the result in the destination register. Note that, NEGS 0x8000_0000 yields 0x7FFF_FFFF. Both saturation flags S1 and S2 will be set if the result of the instruction saturates. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if src==0x8000_0000
  sat = 1
  dest = 0x7FFF_FFFF
else
  sat = 0
  dest = 0 - src
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  V_flag = sat
  S_flag = S_flag || sat
/* NEGS */
// using unsigned
// pseudo arithmetic

Assembly Code Example:
NEGS r1,r2 ; Negate and saturate the value of
            ; r2 and write result into r1
NEGSW

Negate Word with Saturation

Extended Arithmetic

Operation:
\( \text{dest} \leftarrow \text{sat}_{16}(0 - \text{src}.\text{low}) \)

Format:
\( \text{inst dest, src} \)

Format Key:
- dest = Destination Register
- src = Source Operand 1

Syntax:
With Result
- \( \text{NEGSW<.f> b,c} \)
  - Instruction Code: \( 00101\text{bbb}0101111\text{FBBCCC}000110 \)
- \( \text{NEGSW<.f> b,u6} \)
  - Instruction Code: \( 00101\text{bbb}01101111\text{FBBuuuu}000110 \)
- \( \text{NEGSW<.f> b,limm} \)
  - Instruction Code: \( 00101\text{bbb}0101111\text{FBB000000110} \)
Without Result
- \( \text{NEGSW<.f> 0,c} \)
  - Instruction Code: \( 001011100101111\text{F111}00000110 \)
- \( \text{NEGSW<.f> 0,u6} \)
  - Instruction Code: \( 001011100101111\text{F111uuuuu}000110 \)
- \( \text{NEGSW<.f> 0,limm} \)
  - Instruction Code: \( 001011100101111\text{F1111111000110} \)

Flag Affected (32-Bit):
- \( Z \) = Set if result is zero
- \( N \) = Set if most significant bit of result is set
- \( C \) = Unchanged
- \( V \) = Set if input is 0x8000 otherwise cleared
- \( S \) = Set if input is 0x8000 (‘sticky’ saturation)

Related Instructions:
- SAT16
- RND16
- NEGS
- ABSSW

Description:
Obtain the negated value of the least significant word (LSW) of 32-bit operand with saturation. Place the result in the LSW of the destination register with MSW being sign extended. Note that, negate of 0xFFFF_8000 yields 0x0000_7FFF. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
```c
src16 = src & 0x0000_FFFF
if src16 <= 0x7FFF
  sat = 0
  dest = 0 - src16
else
  sat = 1
  dest = 0x0000_0000 - src16
if src16==0x8000
  if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    V_flag = sat
    S_flag = S_flag || sat
    /* NEGSW */
    // Using unsigned
    // pseudo
    // arithmetic
    NEGSW r1, r2 ; Negate the LSW value of r2 and write result into r1
```
NOP

No Operation

Control Operation

Operation:
No Operation

Format:

Format Key:

Syntax:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP_S</td>
<td>0111100011100000</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td>0010011001010011100000000000000000</td>
<td>L = Limm Data</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

Z = Unchanged
N = Unchanged
C = Unchanged
V = Unchanged

Related Instructions:

UNIMP_S

Description:
No operation. The state of the processor is not changed by this instruction. The 32-bit NOP is an encoding of the MOV instruction (syntax MOV 0,u6) using the General Operations Register with Unsigned 6-bit Immediate format on page 143.

Pseudo Code Example:
/* NOP_S */

Assembly Code Example:

NOP_S ; No operation
**NORM**

**Normalize**

**Extension Option**

**Operation:**
dest $\leftarrow$ normalization integer of src

**Format:**
inst dest, src

**Format Key:**
src = Source Operand
dest = Destination

**Syntax:**

<table>
<thead>
<tr>
<th>With Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>NORM.&lt;f&gt;</td>
<td>b,c</td>
</tr>
<tr>
<td>NORM.&lt;f&gt;</td>
<td>b,u6</td>
</tr>
<tr>
<td>NORM.&lt;f&gt;</td>
<td>b,limm</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Without Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>NORM.&lt;f&gt;</td>
<td>0,c</td>
</tr>
<tr>
<td>NORM.&lt;f&gt;</td>
<td>0,u6</td>
</tr>
<tr>
<td>NORM.&lt;f&gt;</td>
<td>0,limm</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

<table>
<thead>
<tr>
<th>Z</th>
<th>= Set if source is zero</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>= Set if most significant bit of source is set</td>
</tr>
<tr>
<td>C</td>
<td>= Unchanged</td>
</tr>
<tr>
<td>V</td>
<td>= Unchanged</td>
</tr>
</tbody>
</table>

**Key:**

| L  | = Limm Data              |

**Related Instructions:**

<table>
<thead>
<tr>
<th>EXTB</th>
<th>SEXB</th>
</tr>
</thead>
<tbody>
<tr>
<td>NORMW</td>
<td>NIL</td>
</tr>
</tbody>
</table>

**Description:**

Gives the normalization integer for the signed value in the operand. The normalization integer is the amount by which the operand should be shifted left to normalize it as a 32-bit signed integer. This function is sometimes referred to as "find first bit". Any flag updates will only occur if the set flags suffix (.F) is used.

Note that, the returned value for source operand of zero is 0x0000001F. Examples of returned values are shown in the table below:

<table>
<thead>
<tr>
<th>Operand Value</th>
<th>Returned Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000</td>
<td>0x0000000F</td>
</tr>
<tr>
<td>0x00000001</td>
<td>0x0000001E</td>
</tr>
<tr>
<td>0x1FFFFFFF</td>
<td>0x00000002</td>
</tr>
<tr>
<td>0x3FFFFFFF</td>
<td>0x0000001</td>
</tr>
<tr>
<td>0x7FFFFFFF</td>
<td>0x00000000</td>
</tr>
<tr>
<td>0x80000000</td>
<td>0x00000000</td>
</tr>
<tr>
<td>0xC0000000</td>
<td>0x00000001</td>
</tr>
<tr>
<td>0xE0000000</td>
<td>0x00000002</td>
</tr>
<tr>
<td>0xFFFFFFF</td>
<td>0x0000001F</td>
</tr>
</tbody>
</table>
Pseudo Code Example:
dest = NORM(src)              /* NORM */
if F==1 then
   Z_flag = if src==0 then 1 else 0
   N_flag = src[31]

Assembly Code Example:
NORM r1,r2   ; Normalization integer for r2
              ; write result into r1
NORMW

Normalize Word
Extension Option

Operation:
dest ← normalization integer of src

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination

Syntax:
With Result
NORMW<.f> b,c 0010111000101111F111CCCCCC001000
NORMW<.f> b,u6 0010111001101111F111uuuuuu001000
NORMW<.f> b,limm 0010111000101111F111111110001000

Without Result
NORMW<.f> 0,c 0010111000101111F111CCCCCC001000
NORMW<.f> 0,u6 0010111001101111F111uuuuuu001000
NORMW<.f> 0,limm 0010111000101111F111111110001000

Flag Affected (32-Bit):
Z = Set if source is zero
N = Set if most significant bit of source is set
C = Unchanged
V = Unchanged

Key:
L = Limm Data

Related Instructions:
EXTW SEXW NORM

Description:
Gives the normalization integer for the signed value in the operand. The normalization integer is the amount by which the operand should be shifted left to normalize it as a 16-bit signed integer. When normalizing a 16-bit signed integer the lower 16 bits of the source data (src) is used. This function is sometimes referred to as "find first bit". Any flag updates will only occur if the set flags suffix (.F) is used. Note that the returned value for source operand of zero is 0x000F. Examples of returned values are shown in the table below:

<table>
<thead>
<tr>
<th>Operand Value</th>
<th>Returned Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000</td>
<td>0x000F</td>
</tr>
<tr>
<td>0x0001</td>
<td>0x000E</td>
</tr>
<tr>
<td>0x1FFF</td>
<td>0x0002</td>
</tr>
<tr>
<td>0x3FFF</td>
<td>0x0001</td>
</tr>
<tr>
<td>0x7FFF</td>
<td>0x0000</td>
</tr>
<tr>
<td>0x8000</td>
<td>0x0000</td>
</tr>
<tr>
<td>0xC000</td>
<td>0x0001</td>
</tr>
<tr>
<td>0xE000</td>
<td>0x0002</td>
</tr>
<tr>
<td>0xFFFF</td>
<td>0x000F</td>
</tr>
</tbody>
</table>
Pseudo Code Example:
```c
dest = NORMW(src) /* NORMW */
if F==1 then
  Z_flag = if (src & 0x0000FFFF)==0 then 1 else 0
  N_flag = src[15]
```

Assembly Code Example:
```assembly
NORMW r1,r2 ; Normalization integer for r2
            ; write result into r1
```
NOT

Logical Bitwise NOT

Operation:
dest ← NOT(src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
NOT = Negate Source

Syntax:
With Result
NOT<.f> b,c
NOT<.f> b,u6
NOT<.f> b,limm
NOT_S b,c

Without Result
NOT<.f> 0,c
NOT<.f> 0,u6
NOT<.f> 0,limm

Flag Affected (32-Bit): Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Related Instructions:
ABS
NEG

Description:
Logical bitwise NOT (inversion) of the source operand (src) with the result placed into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
dest = NOT(src) /* NOT */
if F==1 then
  z_flag = if dest==0 then 1 else 0
  n_flag = dest[31]

Assembly Code Example:
NOT r1,r2 ; Logical bitwise NOT r2 and
          ; write result into r1
OR

Logical Bitwise OR

Logical Operation

Operation:
if (cc=true) then dest ← (src1 OR src2)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition code
OR = Logical Bitwise OR

Syntax:

With Result
OR.<.f> a,b,c
OR.<.f> a,b,u6
OR.<.f> b,b,s12
OR.<.cc><.f> b,b,c
OR.<.cc><.f> b,b,u6
OR.<.f> a,limm,c
OR.<.f> a,limm
OR.<.cc><.f> b,limm
OR_S b,b,c

Without Result
OR.<.f> 0,b,c
OR.<.f> 0,b,u6
OR.<.f> 0,b,limm
OR.<.cc><.f> 0,limm,c

Flag Affected (32-Bit):
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Key:
L = Limm Data

Related Instructions:
AND
BIC
XOR

Description:
Logical bitwise OR of source operand 1 (src1) with source operand 2 (src2). The result is written into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc=true then
    dest = src1 OR src2
    if F=1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]

Assembly Code Example:
OR r1,r2,r3  ; Logical bitwise OR contents of r2 with r3
            ; and write result into r1;
**POP_S**  
Pop from Stack  
Memory Operation

**Operation:**
dest ← Result of Memory Load from Address [sp] then sp ← sp+4

**Format:**
inst dest

**Format Key:**
dest = Destination Register  
sp = Stack Pointer (r28)

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>POP_S b</td>
<td>11000bbb11000001</td>
</tr>
<tr>
<td>POP_S blink</td>
<td>11000RRR11010001</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

- Z = Unchanged  
- N = Unchanged  
- C = Unchanged  
- V = Unchanged  

**Key:**  
L = Limm Data

**Related Instructions:**

- PUSH_S  
- LD

**Description:**
Perform a long word memory load from the long word aligned address specified in the implicit Stack Pointer (r28) and place the result into the destination register (dest). Subsequently the implicit stack pointer is automatically incremented by 4-bytes (sp=sp+4). The status flags are not updated with this instruction.

**Pseudo Code Example:**

dest = Memory(SP, 4)  
SP = SP + 4  
/* POP */

**Assembly Code Example:**

```assembly
POP r1  
; Load long word from memory  
; at address SP and write  
; result to r1 and then add 4  
; to SP
```
PREFETCH

Prefetch from Memory

Memory Operation

Operation:
prefetch @ (src1+src2)

Format:
inst src1, src2

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2 (Offset)

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>aa Field</th>
<th>Effective Address</th>
<th>Address Write-Back</th>
</tr>
</thead>
<tbody>
<tr>
<td>PREFETCH&lt;.aa&gt;</td>
<td>[b,s9]</td>
<td>00010bbssssssssBBBa0aa00111110</td>
<td>L</td>
</tr>
<tr>
<td>PREFETCH</td>
<td>[limm]</td>
<td>000101100000000001110RR000111110</td>
<td>L</td>
</tr>
<tr>
<td>PREFETCH&lt;.aa&gt;</td>
<td>[b,c]</td>
<td>00100bbbaa110000BBBCCCCC111110</td>
<td>L</td>
</tr>
<tr>
<td>PREFETCH&lt;.aa&gt;</td>
<td>[b,limm]</td>
<td>00100bbbaa110000BBB111110111110</td>
<td>L</td>
</tr>
<tr>
<td>PREFETCH</td>
<td>[limm,c]</td>
<td>00100110RR1100001111CCCCC111110</td>
<td>L</td>
</tr>
</tbody>
</table>

Address Write-back Mode <.aa>:

- **No Field Syntax**: 00, Address = src1+src2 (register+offset)
- **.A or .AW**: 01, Address = src1+src2 (register+offset)  
  
- **.AB**: 10, Address = src1 (register)  
  
- **.AS**: 11, Address = src1+(src2<<1) (<zz>='10')  
  Address = src1+(src2<<2) (<zz>='00')

**NOTE**: Using a byte or signed byte data size is invalid and is a reserved format.

Flag Affected (32-Bit):

- **Z** = Unchanged
- **N** = Unchanged
- **C** = Unchanged
- **V** = Unchanged

Key:

- **L** = Limm Data

Related Instructions:

- **LD**
- **ST**
- **POP_S**

Description:

The PREFETCH instruction is provided as a synonym for a particular encoding of the LD instruction.

A memory load occurs from the address that is calculated by adding source operand 1 (src1) with source operand 2 (scr2) and the returning load data is loaded into the data cache. The returning load is not written to any core register.

The address write-back mode can be selected by use of the <.aa> syntax. Note than when using the scaled source addressing mode (.AS), the scale factor is set to long-word. The status flags are not updated with this instruction.
Pseudo Code Example:
if AA==0 then address = src1 + src2 /* PREFETCH */
if AA==1 then address = src1 + src2
if AA==2 then address = src1
if AA==3 then
    address = src1 + (src2 << 2)
if AA==1 or AA==2 then
    src1 = src1 + src2
DEBUG[LD] = 1
if NoFurtherLoadsPending() then /* On Returning Load */
    DEBUG[LD] = 0

Assembly Code Example:
PREFETCH [r1,4] ; Prefetch long word from memory
                ; address r1+4
**PUSH_S**

**Push onto Stack**

**Memory Operation**

**Operation:**

\[
\text{sp} \leftarrow \text{sp-4} \text{ then Memory Write Address } [\text{sp}] \leftarrow \text{src}
\]

**Format:**

\[
\text{inst src}
\]

**Format Key:**

\[
\begin{align*}
\text{src} & = \text{Source Operand} \\
\text{sp} & = \text{Stack Pointer (r28)}
\end{align*}
\]

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{PUSH_S b}</td>
<td>\text{PUSH_S b}</td>
<td>\text{L} = \text{Limm Data}</td>
</tr>
<tr>
<td>\text{PUSH_S blink}</td>
<td>\text{PUSH_S blink}</td>
<td></td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

\[
\begin{align*}
Z & = \text{Unchanged} \\
N & = \text{Unchanged} \\
C & = \text{Unchanged} \\
V & = \text{Unchanged}
\end{align*}
\]

**Related Instructions:**

POP_S

**Description:**

Decrement 4-bytes from the implicit stack pointer address found in r28 and perform a long word memory write to that address with the data specified in the source operand (src). The status flags are not updated with this instruction.

**Pseudo Code Example:**

\[
\begin{align*}
\text{SP} & = \text{SP} - 4 \\
\text{Memory(} \text{SP}, 4) & = \text{src}
\end{align*}
\]

/* PUSH */

**Assembly Code Example:**

\[
\begin{align*}
\text{PUSH r1} & \quad ; \text{Subtract 4 from SP and then}
\end{align*}
\]

; store long word from r1

; to memory at address SP
**RCMP**

Reverse Comparison

Arithmetic Operation

**Operation:**
if (cc=true) then src2 – src1

**Format:**
inst src1, src2

**Format Key:**
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCMP</td>
<td>00100bbs12</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt; b,c</td>
<td>00100bb1110111BBBCCCCC000QQQ</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt; b,u6</td>
<td>00100bb1110111BBBuuuuu1000QQQ</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt; b,limm</td>
<td>00100bb1110111BB1111100000QQQ</td>
</tr>
<tr>
<td>RCMP&lt;.cc&gt; limm,c</td>
<td>001001101110111BB1111100000QQQ</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

- **Z** = Set if result is zero
- **N** = Set if most significant bit of result is set
- **C** = Set if carry is generated
- **V** = Set if overflow is generated

**Related Instructions:**

**CMP**

**Description:**

A reverse comparison is performed by subtracting source operand 1 (src1) from source operand 2 (src2) and subsequently updating the flags. The flag setting field, F, is always encoded as 1 for this instruction.

There is no destination register therefore the result of the subtract is discarded.

**NOTE**  RCMP always sets the flags even thought there is no associated flag setting suffix.

**Pseudo Code Example:**

```plaintext
if cc=true then /* RCMP */
    alu = src2 - src1
    Z_flag = if alu==0 then 1 else 0
    N_flag = alu[31]
    C_flag = Carry()
    V_flag = Overflow()
```

**Assembly Code Example:**

```assembly
RCMP r1,r2 ; Subtract r1 from r2
        ; and set the flags on the
        ; result
```
RLC

Rotate Left Through Carry

Logical Operation

Operation:
dest ← RLC by 1 (src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
cc = Condition Code
RLC = Rotate Source Operand Left Through Carry by 1

Syntax:
With Result
RLC<.f> b,c 00100bb00101111FBBBBCCCC001011
RLC<.f> b,u6 00100bb01101111FBBBBuuuuu001011
RLC<.f> b,limm 00100bb00101111FBBBB111110001011 L

Without Result
RLC<.f> 0,c 0010011000101111F111CCCCCC001011
RLC<.f> 0,u6 0010011001101111F111uuuuuu001011
RLC<.f> 0,limm 0010011000101111F111111110001011 L

Flag Affected (32-Bit):

Key:
Z • Set if result is zero
N • Set if most significant bit of result is set
C • Set if carry is generated
V = Undefined

Related Instructions:
RRC
ROR

Description:
Rotate the source operand (src) left by one and place the result in the destination register (dest).

The carry flag is shifted into the least significant bit of the result, and the most significant bit of the source is placed in the carry flag. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

```c
dest = src << 1    /* RLC */
dest[0] = C_flag
if F==1 then
    z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = src[31]
    V_flag = UNDEFINED
```

Assembly Code Example:

```asm
RLC r1,r2 ; Rotate left through carry
; contents of r2 by one bit
; and write result into r1
```
RND16

Two’s complement Rounding

Extended Arithmetic Operation

Operation:
\[
\text{dest} \leftarrow (\text{sat}_{32}(\text{src}+0x00008000) \& 0xFFFF0000) >> 16
\]

Format:
\[\text{inst dest, src}\]

Format Key:
dest = Destination Register
src = Source Operand 1

Syntax:
With Result Instruction Code
RND16<.f> b,c 00101bb00101111FBBBCCCCC000011
RND16<.f> b,u6 00101bb0101111FBBBBuuuuu000011
RND16<.f> b,limm 00101bb00101111FBBBB111110000011 L

Without Result
RND16<.f> 0,c 0010111001011111F111CCCCCC000011
RND16<.f> 0,u6 0010111001011111F111uuuuuu000011
RND16<.f> 0,limm 0010111001011111F111111110000011 L

Flag Affected (32-Bit):

\begin{itemize}
  \item \textbf{Z} = Set if result is zero
  \item \textbf{N} = Set if most significant bit of result is set
  \item \textbf{C} = Unchanged
  \item \textbf{V} = Set if result saturated, otherwise cleared
  \item \textbf{S} = Set if result saturated (‘sticky’ saturation)
\end{itemize}

Key:

\begin{itemize}
  \item \textbf{L} = Limm Data
\end{itemize}

Related Instructions:

\begin{itemize}
  \item ABSSW
  \item ABSS
  \item SAT16
  \item NEGSW
\end{itemize}

Description:
Round the 32-bit source operand into its most significant word (MSW) using two’s complement rounding with saturation. Place the result in the LSW of the destination register with the MSW of the result being sign extended. Any flag updates will only occur if the set flags suffix (.F) is used.

Two’s complement rounding is equivalent to adding 0x0000_8000 to the 32-bit input, and truncating the result to its MSW.

Pseudo Code Example:

\begin{verbatim}
if src >= 0x7FFF_8000 and src <= 0x7FFF_FFFF /* RND16 */
dest = 0x7FFF // Using unsigned
else // pseudo
  dest = (src + 0x0000_8000) >> 16 // arithmetic
sat = 0
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  V_flag = sat
  S_flag = S_flag || sat
\end{verbatim}

Assembly Code Example:

\begin{verbatim}
RND16 r1,r2 ; write the rounded result of r2 into r1
\end{verbatim}
ROR

Rotate Right
Logical Operation

Operation:
dest ← ROR by 1 (src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
cc = Condition Code
ROR = Rotate Source Operand Right by 1

Syntax:

With Result
ROR<.f> b,c
00100bbb00101111FBBBCCCCC000011
ROR<.f> b,u6
00100bbb01101111FBBBuuuuu000011
ROR<.f> b,limm
00100bbb00101111FBBB111110000011 L

Without Result
ROR<.f> 0,c
0010011000101111F111CCCCCC000011
ROR<.f> 0,u6
0010011001101111F111uuuuuu000011
ROR<.f> 0,limm
0010011000101111F111111110000011 L

Flag Affected (32-Bit):

Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated
V = Unchanged

Key:
L = Limm Data

Related Instructions:

RRC
RLC
ROR multiple

Description:

Rotate the source operand (src) right by one and place the result in the destination register (dest).

The least significant bit of the source operand is copied to the carry flag. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

def = src >> 1
dest[31] = src[0]
if F==1 then
  z_flag = if dest==0 then 1 else 0
  n_flag = dest[31]
  c_flag = src[0]

Assembly Code Example:

ROR r1,r2          ; Rotate right contents of r2 by one bit
                  ; and write result into r1
ROR multiple

Multiple Rotate Right
Logical Operation

Operation:
if (cc=true) then dest ← rotate right of src1 by src2

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result
ROR<.f>@ a,b,c 00101bbb00000011FBBBCCCCCCAAAAAA
ROR<.f>   a,b,u6 00101bbb01000011FBBBUuuuuuAAAAAA
ROR<.f> b,b,s12 00101bbb10000011FBBBssssssSSSSSS
ROR<.cc><.f> b,b,c 00101bbb11000011FBBBCCCCCC0QQQQQ
ROR<.cc><.f> b,b,u6 00101bbb11000011FBBBuuuuuu1QQQQQ
ROR<.f> a,limm,c 0010111000000011F111CCCCCCAAAAAA L
ROR<.f> a,b,limm 00101bbb00000011FBBB111110AAAAAA L
ROR<.cc><.f> b,b,limm 00101bbb11000011FBBB1111100QQQQQ L

Without Result
ROR<.f> 0,b,c 00101bbb00000011FBBBCCCCCC111110 L
ROR<.f> 0,b,u6 00101bbb01000011FBBBuuuuu111110 L
ROR<.cc><.f> 0,limm,c 0010111011000011F111CCCCCC0QQQQQ L

Flag Affected (32-Bit): Key:
Z ● = Set if result is zero
N ● = Set if most significant bit of result is set
C ● = Set if carry is generated
V □ = Unchanged
L = Limm Data

Related Instructions:
ASR LSR
RLC RRC
ASL multiple ASR multiple
LSR multiple

Description:
Rotate right src1 by src2 places and place the result in the destination register. Only the bottom 5 bits of src2 are used as the shift value. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc=true then
  dest = src1 >> (src2 & 31) /* ROR */
  dest [31:(31-src2)] = src1 [(src2-1):0] /* Multiple */
if F==1 then
Z_flag = if dest==0 then 1 else 0
N_flag = dest[31]
C_flag = if src2==0 then 0 else src1[src2-1]

**Assembly Code Example:**
ROR r1,r2,r3  ; Rotate right
; contents of r2 by r3 bits
; and write result into r1
RRC

Rotate Right through Carry
Logical Operation

Operation:
dest ← RRC by 1 (src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
cc = Condition Code
RRC = Rotate Source Operand Right Through Carry by 1

Syntax:
With Result
RRC<.f> b,c
00100bb00101111FFFFBBBBBBBBBBBBBBBB000100

RRC<.f> b,u6
00100bb01101111FFFFBBBBBBBBBBBBBBBB000100

RRC<.f> b,limm
00100bb00101111FFFF111111110000100

Without Result
RRC<.f> 0,c
0010011000101111F111BBBBBBBBBBBBBBBB000100

RRC<.f> 0,u6
0010011001101111F111BBBBBBBBBBBBBBBB000100

RRC<.f> 0,limm
0010011000101111F111BBBBBBBBBBBBBBBB000100

Flag Affected (32-Bit):
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated
V = Unchanged

Key:
L = Limm Data

Related Instructions:
ROR
RLC

Description:
Rotate the source operand (src) right by one and place the result in the destination register (dest).

The carry flag is shifted into the most significant bit of the result, and the most significant bit of the source is placed in the carry flag. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
dest = src >> 1
/* RRC */
dest[31] = C_flag
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  C_flag = src[0]

Assembly Code Example:
RRC r1,r2
; Rotate right through carry
; contents of r2 by one bit
; and write result into r1
RSUB

Reverse Subtract
Arithmetic Operation

Operation:
if (cc=true) then dest ← src2 – src1

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code

Syntax:
With Result
RSUB<.f> a,b,c
RSUB<.f> a,b,u6
RSUB<.f> b,b,s12
RSUB<.cc><.f> b,b,c
RSUB<.cc><.f> b,b,u6
RSUB<.f> a,limm,c
RSUB<.f> a,b,limm
RSUB<.cc><.f> b,b,limm
RSUB<.f> 0,b,c
RSUB<.f> 0,b,u6
RSUB<.f> 0,b,limm
RSUB<.cc><.f> 0,limm,c

With Result Instruction Code
00100bbb00001110FBBBCCCCCCAAAAAA
00100bbb01001110FBBBuuuuuuAAAAAA
00100bbb10001110FBBBssssssSSSSSS
00100bbb11001110FBBBCCCCCCQQQQQ
00100bbb11001110FBBBuuuuuuQQQQQQ
00100bbb11001110FBBBuuuuuuQQQQQQ
00100bbb11001111FBBB1111100QQQQQ
00100bbb11001111FBBB111110QQQQQ
00100bbb11001111FBBB111100QQQQQ L
00100bbb11001111FBBB111110QQQQQ L

Without Result
RSUB<.f> 0,b,c
RSUB<.f> 0,b,u6
RSUB<.f> 0,b,limm
RSUB<.cc><.f> 0,limm,c

Without Result Instruction Code
00100bbb00001110FBBBCCCCCC111110
00100bbb01001110FBBBuuuuuu111110
00100bbb00001110FBBB1111100111110 L
00100bbb00001110FBBB1111100111110 L

Flag Affected (32-Bit): Key:
Z  = Set if result is zero
N  = Set if most significant bit of result is set
C  = Set if carry is generated
V  = Set if overflow is generated
L = Limm Data

Related Instructions:
SUB
SUB1
SUB2
SUB3
SBC

Description:
Subtract source operand 1 (src1) from source operand 2 (src2) and place the result in the destination register.

If the carry flag is set upon performing the subtract, the carry flag should be interpreted as a ‘borrow’. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then /* RSUB */
dest = src2 – src1
if F==1 then
Z_flag = if dest==0 then 1 else 0
N_flag = dest[31]
C_flag = Carry()
V_flag = Overflow()
Assembly Code Example:

RSUB r1, r2, r3 ; Subtract contents of r2 from r3 and write result into r1
RTIE

Return from Interrupt/Exception

Kernel Operation

Operation:
Return from interrupt or exception.

Format:
inst

Format Key:
inst  =  Instruction

Syntax:

Instruction Code
RTIE 00100100011011110000000000111111

Flag Affected (32-Bit):

Z  • = Set according to status register update
N  • = Set according to status register update
C  • = Set according to status register update
V  • = Set according to status register update
E1 • = Set according to status register update
E2 • = Set according to status register update
U  • = 1
AE • = 0

Key:
L  = Limm Data

Related Instructions:
TRAP_S
J.F [ILINK1]
SWI/TRAP0
J.F [ILINK2]

Description:
The return from interrupt/exception instruction, RTIE, allows exit from interrupt and exception handlers, and to allow the processor to switch from kernel mode to user mode.

The RTIE instruction is available only in kernel mode. Attempted use when in user mode causes a Privilege Violation exception.

The RTIE instruction can be used by interrupt and exception handlers as a single instruction for exit. The RTIE instruction updates the program counter and status registers depending on whether a high or low interrupt, or an exception is being serviced according to the following:

- High level interrupt return registers – ILINK2, STATUS32_L2
- Low level interrupt return registers – ILINK1, STATUS32_L1
- Exception return registers – ERET, ERSTATUS

Bits in the STATUS32 register are provided to allow the RTIE instruction to determine from where to reload the pre-interrupt/exception machine state.

Since interrupts and exceptions are permitted between a branch/jump and an executed delay slot instruction, special branch target address registers are used for interrupt and exception handler returns.

If the STATUS32[DE] bit becomes set as a result of the RTIE instruction, the processor will be put back into a state where a branch with a delay slot is pending. The target of the branch will be
contained in the BTA register. The value in BTA will have been restored from the appropriate Interrupt or Exception Return BTA register (ERBTA, BTA_L1 or BTA_L2).

When returning from an interrupt, the Branch Target Address register (BTA) is loaded from the appropriate high- or low-level Interrupt Return Branch Target Address register (BTA_L1 or BTA_L2).

When returning from an exception, the Branch Target Address register (BTA) is loaded from the Exception Return Branch Target Address (ERBTA) register.

NOTE Exit of an interrupt handler is also supported through the use of Jcc.F [ILINKn] and J_S.F [ILINKn]. Using these instructions will cause the appropriate Interrupt Return Link Register (BTA_L1 or BTA_L2) to be copied to BTA.

**Pseudo Code Example**

```plaintext
if STATUS[AE] == 1 then
    PC = ERET
    STATUS32 = ERSTATUS
    BTA = ERBTA
else if STATUS[A2] == 1 then
    PC = ILINK2
    STATUS32 = STATUS32_L2
    BTA = BTA_L2
else if STATUS[A1] == 1 then
    PC = ILINK1
    STATUS32 = STATUS32_L1
    BTA = BTA_L1
else
    PC = ERET
    STATUS32 = ERSTATUS
    BTA = Verbatim STATUS[AE]
```

**Assembly Code Example:**

```assembly
RTIE ; Return from interrupt/exception
```
SAT16

Saturation

Extended Arithmetic Operation

Operation:
dest ← sat16(src)

Format:
inst dest, src

Format Key:
dest = Destination Register
src = Source Operand 1

Syntax:
With Result Instruction Code
SAT16<.f> b,c 00101bbb00101111FBBBCCCCC000010
SAT16<.f> b,u6 00101bbb01101111FBBBuuuuuu000010
SAT16<.f> b,limm 00101bbb00101111FBBB111110000010

Without Result Instruction Code
SAT16<.f> 0,c 0010111000101111F111CCCCCC000010
SAT16<.f> 0,u6 0010111001101111F111uuuuuu000010
SAT16<.f> 0,limm 0010111000101111F111111110000010

Flag Affected (32-Bit): Key:
Z  • = Set if result is zero [L] = Limm Data
N  • = Set if most significant bit of result is set
C  = Unchanged
V  • = Set if result saturated, otherwise cleared
S  • = Set if result saturated (‘sticky’ saturation)

Related Instructions:
ABSSW
ABSS
RND16
NEGSW

Description:
Limit the 32-bit signed input operand to the range of a 16 bit signed word. The result of this operation has a signed value in the range 0xFFFF_8000 (negative value) up to 0x0000_7FFF (positive value). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if src >= 0xFFFF_8000 and src <= 0x0000_7FFF /* SAT16 */
  dest = src
  sat = 0
if src < 0xFFFF_8000
  dest = 0xffff_8000
  sat = 1
if src > 0x0000_7FFF
  dest = 0x0000_7FFF
  sat = 1
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
  V_flag = sat
  S_flag = S_flag || sat
/* SAT16 */

Assembly Code Example:
SAT16 r1,r2 ; Take the 16 bit saturated value of
            ; r2 and write result into r1
SBC

Subtract with Carry

Arithmetic Operation

**Operation:**
if (cc=true) then dest ← (src1 – src2) - C

**Format:**
inst dest, src1, src2

**Format Key:**
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code
C = Carry Flag Value

**Syntax:**

**With Result**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100bbb00000111FBBBCCCCC1AAAAA</td>
<td>SBC&lt;.f&gt; a,b,c</td>
</tr>
<tr>
<td>00100bbb0100011FBBBuuuuu1AAAAA</td>
<td>SBC&lt;.f&gt; a,b,u6</td>
</tr>
<tr>
<td>00100bbb1000011FBBBssssss1SSSSS</td>
<td>SBC&lt;.f&gt; b,b.s12</td>
</tr>
<tr>
<td>00100bbb1100011FBBBCCCCSS0000Q</td>
<td>SBC&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
</tr>
<tr>
<td>00100bbb1100011FBBBuuuuu1QQQQQ</td>
<td>SBC&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
</tr>
<tr>
<td>00100bbb1100011FBBBssssss1SSSSS</td>
<td>SBC&lt;.f&gt; a,limm,c</td>
</tr>
<tr>
<td>00100bbb1000011FBBB111110111110</td>
<td>SBC&lt;.f&gt; a,limm</td>
</tr>
<tr>
<td>00100bbb1100011FBBB1111100000Q</td>
<td>SBC&lt;.cc&gt;&lt;.f&gt; b,b,limm</td>
</tr>
</tbody>
</table>

**Without Result**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100bbb0000011FBBBCCCCC1AAAAA</td>
<td>SBC&lt;.f&gt; 0,b,c</td>
</tr>
<tr>
<td>00100bbb0100011FBBBuuuuu1AAAAA</td>
<td>SBC&lt;.f&gt; 0,b,u6</td>
</tr>
<tr>
<td>00100bbb0000011FBBB111110111110</td>
<td>SBC&lt;.f&gt; 0,limm</td>
</tr>
<tr>
<td>00100bbb1100011FBBB1111100000Q</td>
<td>SBC&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

<table>
<thead>
<tr>
<th>Flag</th>
<th>Key</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>N</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

**Key:**
L = Limm Data

**Related Instructions:**

<table>
<thead>
<tr>
<th>SUB</th>
<th>RSUB</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB1</td>
<td>SUB3</td>
</tr>
<tr>
<td>SUB2</td>
<td>SUBS</td>
</tr>
</tbody>
</table>

**Description:**

Subtract source operand 2 (src2) from source operand 1 (src1) and also subtract the state of the carry flag (if set then subtract ‘1’, otherwise subtract ‘0’). Place the result in the destination register.

If the carry flag is set upon performing the subtract, the carry flag should be interpreted as a ‘borrow’. Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```c
if cc=true then /* SBC */
dest = (src1 - src2) - C_flag
if F=1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = Carry()
```

ARCompact™ Programmer's Reference
\[ V\text{\_flag} = \text{Overflow()} \]

**Assembly Code Example:**

```
SBC r1, r2, r3 ; Subtract with carry contents
               ; of r3 from r2 and write
               ; result into r1
```
**SEXB**

**Sign Extend Byte**

**Arithmetic Operation**

**Operation:**

\[ \text{dest} \leftarrow \text{SEXB(src)} \]

**Format:**

\[ \text{inst dest, src} \]

**Format Key:**

- \( \text{src} \) = Source Operand
- \( \text{dest} \) = Destination
- \( \text{cc} \) = Condition Code
- \( \text{SEXB} \) = Sign Extend Byte

**Syntax:**

**With Result**

- \( \text{SEXB<.f> } \) b,c
  - Instruction Code: 0010011000101111F111CCCCCC000101
- \( \text{SEXB<.f> } \) b,u6
  - Instruction Code: 00100110101111FBBuuuuuu000101
- \( \text{SEXB<.f> } \) b,limm
  - Instruction Code: 00100110010111FBB11111000101
  - \( L \)
- \( \text{SEXB_S } \) b,c
  - Instruction Code: 01111bbbccc01101

**Without Result**

- \( \text{SEXB<.f> } \) 0,c
  - Instruction Code: 001001100101111F111CCCCCC000101
- \( \text{SEXB<.f> } \) 0,u6
  - Instruction Code: 00100110101111FBBuuuuuu000101
- \( \text{SEXB<.f> } \) 0,limm
  - Instruction Code: 00100110010111FBB111111000101
  - \( L \)

**Flag Affected (32-Bit):**

- \( Z \) = Set if result is zero
- \( N \) = Set if most significant bit of result is set
- \( C \) = Unchanged
- \( V \) = Unchanged

**Key:**

- \( L \) = Limm Data

**Related Instructions:**

- SEXW
- EXTB

**Description:**

Sign extend the byte contained in the source operand (src) to the most significant bit in a long word and place the result into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```plaintext
dest = src & 0xFF
/* SEXB */
dest[31:8] = src[7]
if F==1 then
  Z_flag = if dest==0 then 1 else 0
  N_flag = dest[31]
```

**Assembly Code Example:**

```assembly
SEXB r1,r2 ; Sign extend the bottom 8
           ; bits of r2 and write
           ; result to r1
```
SEXW

Sign Extend Word

Arithmetic Operation

Operation:
dest ← SEXW(src)

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination
cc = Condition Code
SEXW = Sign Extend Word

Syntax:
With Result
SEXW<.f> b,c 001000bb00101111FBBBCCCCCCCC000110
SEXW<.f> b,u6 001000bb01101111FBBBuuuuuu000110
SEXW<.f> b,limm 001000bb011111FBBB111110000110
SEXW_S b,c 011111bbcccc01110

Without Result
SEXW<.f> 0,c 0010011000101111F111CCCCCC000110
SEXW<.f> 0,u6 0010011001101111F111uuuuuu000110
SEXW<.f> 0,limm 0010011000101111F111111110000110

Flag Affected (32-Bit):

Key:
Z  • = Set if result is zero
N  • = Set if most significant bit of result is set
C  = Unchanged
V  = Unchanged

L  = Limm Data

Related Instructions:
SEXW  EXTW

Description:
Sign extend the word contained in the source operand (src) to the most significant bit in a long word and place the result into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

dest = src & 0xFFFF
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
/* SEXW */

Assembly Code Example:
SEXW r1,r2 ; Sign extend the bottom 16
            ; bits of r2 and write
            ; result to r1
SLEEP

Enter Sleep Mode

Kernel/Control Operation

**Operation:**
Enter Processor Sleep Mode

**Format:**
inst

**Format Key:**
inst = Instruction

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100001011011110000uuuuuu111111</td>
<td>L = Limm Data</td>
</tr>
<tr>
<td>00100001001011110000CCCCCC111111</td>
<td></td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

| Z = Unchanged |
| N = Unchanged |
| C = Unchanged |
| V = Unchanged |
| ZZ = 1 |

**Related Instructions:**
BRK

**Description:**
The sleep mode is entered when the ARCompact based processor encounters the SLEEP instruction. It stays in sleep mode until an interrupt or restart occurs. Power consumption is reduced during sleep mode since the pipeline ceases to change state, and the RAMs are disabled. More power reduction is achieved when clock gating option is used, whereby all non-essential clocks are switched off.

The SLEEP instruction is a single operand instruction without flags. A SLEEP instruction without a source operand is encoded as SLEEP 0.

When a SLEEP instruction is detected at the decode stage of the pipeline, the instruction fetch stage is stalled and the pipeline is flushed ensuring that all instructions remaining in the pipeline are executed until the pipeline is empty. The the sleep mode flag, ZZ, found in the DEBUG register is then set.

The SLEEP instruction is serializing meaning the SLEEP instruction will complete and then flush the pipeline.

**NOTE** If the H flag is set by the FLAG instruction (FLAG 1), three sequential NOP instructions should immediately follow. This means that SLEEP should not immediately follow a FLAG 1 instruction, but should be separated by 3 NOP instructions.

When in sleep mode, the sleep mode flag (ZZ) is set and the pipeline is stalled, but not halted. The host interface operates as normal allowing access to the DEBUG and the STATUS registers and also has the ability to halt the processor. The host cannot clear the sleep mode flag, but it can wake the processor by halting it then restarting it. The program counter PC points to the next instruction in sequence after the sleep instruction.

For the ARC 600 processor the SLEEP instruction should not be placed in the last instruction position of a zero overhead loop.
For the ARCtangent-A5 and ARC 600 processor, the SLEEP instruction cannot immediately follow a BRcc or BBITn instruction.

The SLEEP instruction can be used in RTOS type applications by using a FLAG 0x06 followed by a SLEEP instruction. This allows interrupts to be re-enabled at the same time as SLEEP is entered. Note that interrupts remain disabled until FLAG has completed its update of the flag registers in stage 4 of the ARCompact based pipeline. Hence, if SLEEP follows into the pipeline immediately behind FLAG, then no interrupt can be taken between the FLAG and SLEEP.

**NOTE** For the ARCtangent-A5 and ARC 600 processor, the FLAG followed by SLEEP instruction sequence must not encounter an instruction-cache miss. This can be accomplished by ensuring that the FLAG is aligned to the instruction-cache line length.

**CAUTION** In some circumstances, for the ARC 600 processor with certain memory systems it may not be possible to guarantee that the FLAG/SLEEP instruction pair is atomic. For example if the memory system wait states are 2 or greater and the instruction cache is disabled or not capable of line locking (direct mapped) then even aligning the FLAG/SLEEP pair to a cache line will not necessarily ensure atomic operation.

It is possible for the instruction fetch to stall after the FLAG is passed to the pipeline in these circumstances which means an interrupt could occur between the FLAG instruction and the SLEEP instruction.

For the ARC 700 processor the bottom 2 bits of the source field, u6 or c, are used as the enable flags value, the remaining 4 bits are ignored. The SLEEP instruction will set interrupt enables according to the following values of the source operand:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operand</th>
<th>Effect on interrupt enables (E1/E2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SLEEP 0x0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SLEEP 0x1</td>
<td></td>
<td>e1 = 1, e2 = 0</td>
</tr>
<tr>
<td>SLEEP 0x2</td>
<td></td>
<td>e1 = 0, e2 = 1</td>
</tr>
<tr>
<td>SLEEP 0x3</td>
<td></td>
<td>e1 = 1, e2 = 1</td>
</tr>
</tbody>
</table>

The processor will wake from sleep mode on an interrupt or when it is restarted. If an interrupt wakes it, the ZZ flag is cleared and the instruction in pipeline stage 1 is killed. The interrupt routine is serviced and execution resumes at the instruction in sequence after the SLEEP instruction. When it is started after having been halted the ZZ flag is cleared.

SLEEP behaves as a NOP during single step mode. Every single-step operation is a restart and the ARCompact based processor wakes up at the next single-step. Consequently, the SLEEP instruction behaves exactly like a NOP propagating through the pipeline.

**Pseudo Code Example:**

```plaintext
FlushPipe()
DEBUG[ZZ] = 1
WaitForInterrupt()
DEBUG[ZZ] = 0
ServiceInterrupt()

/* SLEEP */
```

**Assembly Code Example:**

The SLEEP instruction can be put anywhere in the code, as in the following example.

For the ARC 600 processor the SLEEP instruction should not be placed in the last instruction position of a zero overhead loop.

For the ARCtangent-A5 and ARC 600 processor, the SLEEP instruction cannot immediately follow a BRcc or BBITn instruction.

**Example 23 Sleep placement in code**
A SLEEP instruction can follow a branch or jump instruction as in the following code example:

**Example 24 Sleep placement after Branch**

```assembly
BAL.D after_sleep
SLEEP
...after_sleep:
ADD r1,r1,0x2
```

**NOTE** In this example, the ARCompact based processor goes to sleep after the branch instruction has been executed. When the ARCompact based processor is sleeping, the PC points to the "add" instruction after the label "after_sleep". When an interrupt occurs, the ARCompact based processor wakes up, executes the interrupt service routine and continues with the "add" instruction.

If the delay slot is not enabled or not executed (i.e. killed), as in the following code example, the SLEEP instruction that follows is never executed:

**Example 25 Sleep placement after Branch with killed delay slot**

```assembly
BAL.ND after_sleep
SLEEP
...after_sleep:
ADD r1,r1,0x2
```

The following example shows the code sequence to ensure successful use of the SLEEP instruction for RTOS type applications.

**Example 26 Enable Interrupts and Sleep, ARCtangent-A5 and ARC 600**

```assembly
.equ EI,0x06 ; Constant to enable both interrupt levels
.align 8 ; ensure cache alignment is to 8 bytes
FLAG EI ; Enable interrupts
SLEEP ; Put processor into sleep mode
```

For the ARC 700 processor the following code will ensure successful use of the SLEEP instruction for RTOS type applications.

**Example 27 Enable Interrupts and Sleep, ARC 700**

```assembly
.equ e1, 0x1
.equ e2, 0x2
.equ e1e2, 0x3
SLEEP e1 ; e1 = 1, e2 = 0
SLEEP e2 ; e1 = 0, e2 = 1
SLEEP e1e2 ; e1 = 1, e2 = 1
```
SR

Store to Auxiliary Register

Control Operation

Operation:
$\text{aux\_reg(src2) } \leftarrow \text{ src1}$

Format:
$\text{inst src1}, \text{src2}$

Format Key:
$\text{src1} = \text{Source Operand 1}$
$\text{src2} = \text{Source Operand 2}$

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>SR $\text{b,}\text{[c]}$</td>
<td>$\text{L}$</td>
</tr>
<tr>
<td>00100101110BBBCCCCCORRRRRR</td>
<td></td>
</tr>
<tr>
<td>SR $\text{b,}\text{[limm]}$</td>
<td>$\text{L}$</td>
</tr>
<tr>
<td>00100101110BBB111110RRRRRR</td>
<td></td>
</tr>
<tr>
<td>SR $\text{b,}\text{[u6]}$</td>
<td></td>
</tr>
<tr>
<td>00100101110BBBuuuuuu000000</td>
<td></td>
</tr>
<tr>
<td>SR $\text{b,}\text{[s12]}$</td>
<td></td>
</tr>
<tr>
<td>00100101110BBBssssssSSSSSS</td>
<td></td>
</tr>
<tr>
<td>SR $\text{limm,}\text{[c]}$</td>
<td>$\text{L}$</td>
</tr>
<tr>
<td>00100110001010110111CCCCCORRRRRR</td>
<td></td>
</tr>
<tr>
<td>SR $\text{limm,}\text{[u6]}$</td>
<td></td>
</tr>
<tr>
<td>00100110001010110111uuuuuu000000</td>
<td></td>
</tr>
<tr>
<td>SR $\text{limm,}\text{[s12]}$</td>
<td></td>
</tr>
<tr>
<td>00100110001010110111ssssssSSSSSS</td>
<td></td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):
$Z = \text{Unchanged}$
$N = \text{Unchanged}$
$C = \text{Unchanged}$
$V = \text{Unchanged}$

Related Instructions:
LR
ST

Description:
Store the data that is held in source operand 1 (src1) into the auxiliary register whose number is obtained from the source operand 2 (src2).

The status flags are not updated with this instruction therefore the flag setting field, F, should be encoded as 0.

The reserved field, R, is ignored by the processor, but should be set to 0.

The SR instruction cannot be conditional therefore encoding the operand mode (bits 23:22) to be 0x3 will raise an Instruction Error exception.

For the ARCtangent-A5 and ARC 600 processors, the behavior is undefined if an SR instruction is encoded using the operand mode of 0x3.

Pseudo Code Example:
$\text{Aux\_reg(src2) } = \text{ src1}$ /* SR */

Assembly Code Example:
$\text{SR r1,}\text{[r2]}$ ; Store contents of r1 into Aux. register pointed to by r2
ST

Store to Memory

Memory Operation

Operation:
Memory Store Address @ (src2+src3) ← src1

Format:
inst src1, src2, src3

Format Key:
src1 = Source Operand 1
src2 = Source Operand 2
src3 = Source Operand 3 (Offset)

Syntax:

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>000111bbbsssssssBBBBCCCCCDaaZZR</td>
<td>00011111000000000111CCCCCDDRRZZR</td>
<td>000111bbbsssssssBBBB11110DaaZZR</td>
<td>10100bccccuuuuu</td>
<td>10101bccccuuuuu</td>
<td>10110bccccuuuuu</td>
<td>11000bbs010uuuuu</td>
<td>11000bbs011uuuuu</td>
</tr>
</tbody>
</table>

Data Size Field <zz>:

<table>
<thead>
<tr>
<th>Data Size Syntax</th>
<th>ZZ Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Field Syntax</td>
<td>00</td>
<td>Data is a long-word (32-Bits) (&lt;.x&gt; syntax illegal)</td>
</tr>
<tr>
<td>W</td>
<td>10</td>
<td>Data is a word (16-Bits)</td>
</tr>
<tr>
<td>B</td>
<td>01</td>
<td>Data is a byte (8-Bits)</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>reserved</td>
</tr>
</tbody>
</table>

Data Cache Mode <.di>:

<table>
<thead>
<tr>
<th>D Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Cached data memory access (default, if no &lt;.di&gt; field syntax)</td>
</tr>
<tr>
<td>1</td>
<td>Non-cached data memory access (bypass data cache)</td>
</tr>
</tbody>
</table>

Address Write-back Mode <.aa>:

<table>
<thead>
<tr>
<th>Address Write-back Syntax</th>
<th>aa Field</th>
<th>Effective Address</th>
<th>Address Write-Back</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Field Syntax</td>
<td>00</td>
<td>Address = src2+src3 (register+offset)</td>
<td>None</td>
</tr>
<tr>
<td>.A or .AW</td>
<td>01</td>
<td>Address = src2+src3 (register+offset)</td>
<td>src2 ← src2+src3 (register+offset)</td>
</tr>
<tr>
<td>.AB</td>
<td>10</td>
<td>Address = src2 (register)</td>
<td>src2 ← src2+src3 (register+offset)</td>
</tr>
<tr>
<td>.AS</td>
<td>11</td>
<td>Address = src2+(src3&lt;&lt;1) (&lt;zz&gt;=‘10’)</td>
<td>None. Using a byte data size is invalid and is a reserved format</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Address = src2+(src3&lt;&lt;2) (&lt;zz&gt;=‘00’)</td>
<td></td>
</tr>
</tbody>
</table>

16-Bit Store Instructions Operation:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST_S</td>
<td>c, [b,u7]</td>
<td>address[src2+u7].l ← src1</td>
<td>Store long word to address calculated by register + unsigned immediate</td>
</tr>
<tr>
<td>STB_S</td>
<td>c, [b,u5]</td>
<td>address[src2+u5].b ← src1</td>
<td>Store unsigned byte to address calculated by register + unsigned immediate</td>
</tr>
<tr>
<td>STW_S</td>
<td>c, [b,u6]</td>
<td>address[src2+u6].w ← src1</td>
<td>Store unsigned word to address</td>
</tr>
<tr>
<td>Instruction</td>
<td>Format</td>
<td>Operation</td>
<td>Description</td>
</tr>
<tr>
<td>-------------</td>
<td>------------</td>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ST_S</td>
<td>b, [sp,u7]</td>
<td>address[sp+u7].l ← src1</td>
<td>Store long word to address calculated by Stack Pointer (r28) + unsigned immediate</td>
</tr>
<tr>
<td>STB_S</td>
<td>b, [sp,u7]</td>
<td>address[sp+u7].b ← src1</td>
<td>Store unsigned byte to address calculated by Stack Pointer (r28) + unsigned immediate</td>
</tr>
</tbody>
</table>

**Related Instructions:**
- LD
- SR
- PUSH_S

**Description:**
Data that is held in source operand 1 (src1) is stored to a memory address that is calculated by adding source operand 2 (src2) with an offset specified by source operand 3 (scr3). The status flags are not updated with this instruction.

**CAUTION**
The addition of src2 to src3 is performed with a simple 32-bit adder which is independent of the ALU. No exception occurs if a carry or overflow occurs. The resultant calculated address may overlap into unexpected regions depending of the values of src2 and src3.

The size of the data written is specified by the data size field <zz> (32-bit instructions).

**NOTE**
- When a memory controller is employed: Store bytes can be made to any byte alignments, Store words should be made from word aligned addresses and Store longs should be made only from long aligned addresses.
- If the processor contains a data cache, store requests can bypass the cache by using the <.di> syntax.
- For the 16-bit encoded instructions the u offset is aligned accordingly. For example ST_S c, [b. u7] only needs to encode the top 5 bits since the bottom 2 bits of u7 are always zero because of the 32-bit data alignment.
- The address write-back mode can be selected by use of the <.aa> syntax.

**NOTE**
- When using the scaled source addressing mode (.AS), the scale factor is dependent upon the size of the data word requested (zz).

**Pseudo Code Example:**
```plaintext
if AA==0 then address = src2 + src3
if AA==1 then address = src2 + src3
if AA==2 then address = src2
if AA==3 and ZZ==0 then
    address = src2 + (src3 << 2)
if AA==3 and ZZ==2 then
    address = src2 + (src3 << 1)
Memory(address, size) = src1
if AA==1 or AA==2 then
    src2 = src2 + src3
```

**Assembly Code Example:**
```assembly
ST r0,[r1,4]  ; Store long word value of r0 to memory address r1+4
```
**SUB**

Subtract

Arithmetic Operation

**Operation:**
if \((cc=true)\) then \(dest \leftarrow src1 - src2\)

**Format:**
\(\text{inst} \ dest, src1, src2\)

**Format Key:**
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code

**Syntax:**

<table>
<thead>
<tr>
<th>With Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB&lt;.f&gt; a,b,c</td>
<td>00100bb00000010FBBCCCCCAAAAAA</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,b,u6</td>
<td>00100bb01000010FBBuuuuuuAAAAAA</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; b,b,s12</td>
<td>00100bb10000010FBBsssssSSSSSS</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
<td>00100bb11000010FBBCCCCCC0QQQQQ</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
<td>00100bb11000010FBBuuuuuu1QQQQQ</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,limm,c</td>
<td>0010011000000010F111CCCCCCAAAAAA</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; a,b,limm</td>
<td>00100bb00000010FBBuuuuuuAAAAAA</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; b,b,limm</td>
<td>00100bb11000010FBB111110AAAAAA</td>
</tr>
<tr>
<td>SUB_S c,b,u3</td>
<td>01101bbccc01uuu</td>
</tr>
<tr>
<td>SUB_S b,b,c</td>
<td>01111bbccc00010</td>
</tr>
<tr>
<td>SUB_S b,b,u5</td>
<td>10111bb011uuuuu</td>
</tr>
<tr>
<td>SUB_S b,b,limm</td>
<td>01111bb1100000</td>
</tr>
<tr>
<td>SUB_S sp,sp,u7</td>
<td>011000111011uuuuu</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Without Result</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB&lt;.f&gt; 0,b,c</td>
<td>00100bb00000010FBBCCCCCC111110</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; 0,b,u6</td>
<td>00100bb01000010FBBuuuuuu111110</td>
</tr>
<tr>
<td>SUB&lt;.f&gt; 0,b,limm</td>
<td>00100bb00000010FBB111110111110</td>
</tr>
<tr>
<td>SUB&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
<td>0010011010000010F111CCCCCC0QQQQQ</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

| Z • = Set if result is zero |
| N • = Set if most significant bit of result is set |
| C • = Set if carry is generated |
| V • = Set if overflow is generated |

**Key:**
L = Limm Data

**Related Instructions:**
RSUB SUB2 SBC SUB1 SUB3

**Description:**
Subtract source operand 2 (src2) from source operand 1 (src1) and place the result in the destination register.

SUB_S.NE is a conditional instruction used to clear a register, and is executed when the Z flag is equal to zero.

If the carry flag is set upon performing the subtract, the carry flag should be interpreted as a ‘borrow’. Any flag updates will only occur if the set flags suffix (.F) is used.
NOTE  For the 16-bit encoded instructions that work on the stack pointer (SP) the offset is aligned to 32-bit. For example SUB_S sp, sp, u7 only needs to encode the top 5 bits since the bottom 2 bits of u7 are always zero because of the 32-bit data alignment.

Pseudo Code Example:
if cc==true then  /* SUB */
  dest = src1 - src2
  if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = Carry()
    V_flag = Overflow()

Assembly Code Example:
SUB r1,r2,r3 ; Subtract contents of r3 from r2 and write result into r1
### SUB1

**Subtract with Scaled Source**

**Arithmetic Operation**

**Operation:**

if (cc=true) then dest ← src1 – (src2 << 1)

**Format:**

inst dest, src1, src2

**Format Key:**

dest = Destination Register  
srcl = Source Operand 1  
srcl = Source Operand 2  
cc = Condition Code

**Syntax:**

With Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB1&lt;.f&gt; a,b,c</td>
<td>00100bb000101111BBBCCCDCCAAAAAA</td>
</tr>
<tr>
<td>SUB1&lt;.f&gt; a,b,u6</td>
<td>00100bb010101111BBBuuuuuuAAAAAA</td>
</tr>
<tr>
<td>SUB1&lt;.f&gt; b,b,s12</td>
<td>00100bb101011111BBBssssssSSSSSS</td>
</tr>
<tr>
<td>SUB1&lt;.cc&gt;&lt;.f&gt; b,b,c</td>
<td>00100bb110101111BBBCCCDCCQQQQQ</td>
</tr>
<tr>
<td>SUB1&lt;.cc&gt;&lt;.f&gt; b,b,u6</td>
<td>00100bb110101111BBBuuuuuu1QQQQQ</td>
</tr>
<tr>
<td>SUB1&lt;.f&gt; a,limm,c</td>
<td>00100bb000101111F1111111CDDCCAAAAAAAA</td>
</tr>
<tr>
<td>SUB1&lt;.f&gt; a,b,limm</td>
<td>00100bb000101111FBBB111110AAAAAA</td>
</tr>
<tr>
<td>SUB1&lt;.cc&gt;&lt;.f&gt; b,b,limm</td>
<td>00100bb110101111FBBB1111110QQQQQ</td>
</tr>
</tbody>
</table>

Without Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUB1&lt;.f&gt; 0,b,c</td>
<td>00100bb000101111BBBCCCDCC111110</td>
</tr>
<tr>
<td>SUB1&lt;.f&gt; 0,b,u6</td>
<td>00100bb010101111BBBuuuuuu111110</td>
</tr>
<tr>
<td>SUB1&lt;.f&gt; 0,b,limm</td>
<td>00100bb000101111FBBB1111110111110</td>
</tr>
<tr>
<td>SUB1&lt;.cc&gt;&lt;.f&gt; 0,limm,c</td>
<td>0010011011010111F1111111111111111L</td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

- **Z** = Set if result is zero  
- **N** = Set if most significant bit of result is set  
- **C** = Set if carry is generated  
- **V** = Set if overflow is generated from the SUB part of the instruction

**Related Instructions:**

- **RSUB**  
- **SUB2**  
- **SBC**  
- **SUB3**

**Description:**

Subtract a scaled version of source operand 2 (src2) (src2 left shifted by 1) from source operand 1 (src1) and place the result in the destination register.

If the carry flag is set upon performing the subtract, the carry flag should be interpreted as a ‘borrow’. Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```c
if cc=true then  /* SUB1 */
    dest = src1 - (src2 << 1)
    if F=1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]
        C_flag = Carry()
        V_flag = Overflow()
```
Assembly Code Example:

```
SUB1 r1,r2,r3 ; Subtract contents of r3 left
              ; shifted one bit from r2
              ; and write result into r1
```
SUB2

Subtract with Scaled Source

Arithmetic Operation

Operation:
if \( cc=\text{true} \) then dest ← src1 – (src2 \( \ll 2 \) )

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code

Syntax:
With Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100bb0011000FBBCCCCC111110</td>
<td>SUB2&lt;.f&gt; 0,b,c</td>
</tr>
<tr>
<td>00100bb00011000FBBuuuuuu111110</td>
<td>SUB2&lt;.f&gt; 0,b,u6</td>
</tr>
<tr>
<td>00100bb00011000FBBuuuuuu111110</td>
<td>SUB2&lt;.f&gt; 0,b,limm</td>
</tr>
<tr>
<td>00100bb00011000FBBuuuuuu111110</td>
<td>SUB2&lt;.f&gt; 0,b,limm</td>
</tr>
</tbody>
</table>

Without Result

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>00100bb00011000FBBCCCCC111110</td>
<td>SUB2&lt;.f&gt; 0,b,c</td>
</tr>
<tr>
<td>00100bb00011000FBBuuuuuu111110</td>
<td>SUB2&lt;.f&gt; 0,b,u6</td>
</tr>
<tr>
<td>00100bb00011000FBBuuuuuu111110</td>
<td>SUB2&lt;.f&gt; 0,b,limm</td>
</tr>
<tr>
<td>00100bb00011000FBBuuuuuu111110</td>
<td>SUB2&lt;.f&gt; 0,b,limm</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated
V • = Set if overflow is generated from the SUB part of the instruction

Key:
L = Limm Data

Related Instructions:
RSUB
SUB1
SUB3
SUB
SBC

Description:
Subtract a scaled version of source operand 2 (src2) (src2 left shifted by 2) from source operand 1 (src1) and place the result in the destination register.

If the carry flag is set upon performing the subtract, the carry flag should be interpreted as a ‘borrow’. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
```c
if cc==true then /* SUB2 */
  dest = src1 – (src2 \( \ll 2 \) )
  if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]
    C_flag = Carry()
    V_flag = Overflow()
```
Assembly Code Example:
```
SUB2 r1,r2,r3
; Subtract contents of r3 left
; shifted two bits from r2
; and write result into r1
```
SUB3

Subtract with Scaled Source

Arithmetic Operation

Operation:
if (cc=true) then dest ← src1 – (src2 << 3)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2
cc = Condition Code

Syntax:
With Result
SUB3<.f> a,b,c
00100bb00011001FBBCCCCCAAAAA
SUB3<.f> a,b,u6
00100bb01011001FBBuuuuuAAAAAA
SUB3<.f> b,b,s12
00100bb1011001FBBssssssSSSSSS
SUB3<.cc><.f> b,b,c
00100bb11011011FBBCCCCCCCCQQQQQ
SUB3<.cc><.f> b,b,u6
00100bb11011011FBBuuuuu1QQQQQ
SUB3<.f> a,limm,c
0010011000011001F111CCCCC111110
SUB3<.f> a,b,limm
00100bb00011001FBB1111110AAAAAA
SUB3<.cc><.f> b,b,limm
00100bb11011011FBB1111110QQQQQ

Without Result
SUB3<.f> 0,b,c
00100bb00011001FBBCCCCCAAAAA
SUB3<.f> 0,b,u6
00100bb01011001FBBuuuuuAAAAAA
SUB3<.f> 0,limm,c
0010011000011001F111CCCCC111110
SUB3<.cc><.f> 0,limm,c
0010011000011001F111CCCCC0QQQQQ

Flag Affected (32-Bit):
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Set if carry is generated
V = Set if overflow is generated from the SUB part of the instruction

Key:
L = Limm Data

Related Instructions:
RSUB SUB2 SBC
SUB1 SUB

Description:
Subtract a scaled version of source operand 2 (src2) (src2 left shifted by 3) from source operand 1 (src1) and place the result in the destination register.

If the carry flag is set upon performing the subtract, the carry flag should be interpreted as a ‘borrow’.
Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc==true then /* SUB3 */
    dest = src1 - (src2 << 3)
    if F==1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]
        C_flag = Carry()
        V_flag = Overflow()
Assembly Code Example:
SUB3 r1, r2, r3 ; Subtract contents of r3 left
; shifted three bits from r2
; and write result into r1
SUBS

Signed Subtraction with Saturation
Extended Arithmetic Operation

Operation:
dest ← sat32 (src1 - src2)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result
SUBS<.f> a,b,c
00101bbb00000111FBBBCCCCCCAAAAAA
SUBS<.f> a,b,u6
00101bbb01000111FBBBuuuuuuAAAAAA
SUBS<.f> b,b,s12
00101bbb10000111FBBBssssssSSSSSS
SUBS<.cc><.f> b,b,c
00101bbb11000111FBBBCCCCCCQQQQQQ
SUBS<.f> b,b,u6
00101bbb11000111FBBBuuuuuuQQQQQQ
SUBS<.f> a,limm,c
0010111000000111F111CCCCCCAAAAAA L
SUBS<.f> a,b,limm
00101bbb00000111FBBB111110AAAAAA L
SUBS<.cc><.f> b,b,limm
00101bbb11000111FBBB111110QQQQQQ L
SUBS<.f> a,limm,c
0010111000000111F111CCCCCCAAAAAA L
SUBS<.f> a,b,limm
00101bbb00000111FBBB111110AAAAAA L
SUBS<.cc><.f> b,b,limm
00101bbb11000111FBBB111110QQQQQQ L

Without Result
SUBS<.f> 0,b,c
00101bbb00000111FBBBCCCCCC111110 L
SUBS<.f> 0,b,u6
00101bbb01000111FBBBuuuuuu111110 L
SUBS<.f> 0,b,limm
00101bbb00000111FBBB111110111110 L
SUBS<.cc><.f> 0,limm,c
0010111011000111F111CCCCCC0QQQQQ L

Flag Affected (32-Bit):  Key:
Z • = Set if result is zero
N • = Set if most significant bit of result is set
C • = Set if carry is generated by the subtract
V • = Set if result saturated, otherwise cleared
S • = Set if result saturated (‘sticky’ saturation)

Related Instructions:
ADDS
SUB

Description:
Perform a signed subtraction of the two source operands. If the result overflows, limit it to the
maximum signed value. Both saturation flags S1 and S2 will be set if the result of the instruction
saturates. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:
if cc=true then /* SUBS */
    dest = src1 - src2
    sat = sat32(dest)
    if F=1 then
        Z_flag = if dest==0 then 1 else 0
        N_flag = dest[31]
        C_flag = 0
        V_flag = sat
        S_flag = S_flag || sat

ARCompact™ Programmer's Reference 323
Assembly Code Example:
SUBS r1, r2, r3 ; Subtract contents of r3 from r2
               ; and write result into r1
SUBSDW

Signed Subtract with Saturation Dual Word
Extended Arithmetic Operation

Operation:
dest ← sat_{16}(src1.high-src2.high) : sat_{16}(src1.low-src2.low)

Format:
inst dest, src1, src2

Format Key:
dest = Destination Register
src1 = Source Operand 1
src2 = Source Operand 2

Syntax:
With Result
SUBSDW<.f> a,b,c
SUBSDW<.f> a,b,u6
SUBSDW<.cc><.f> b,b,s12
SUBSDW<.cc><.f> b,b,c
SUBSDW<.cc><.f> b,b,u6
SUBSDW<.f> a,limm,c
SUBSDW<.f> a,limm
SUBSDW<.cc><.f> 0,limm,c

Without Result
SUBSDW<.f> 0,b,c
SUBSDW<.f> 0,b,u6
SUBSDW<.cc><.f> 0,limm,c

Flag Affected (32-Bit):
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Unchanged
V = Set if result saturated, otherwise cleared
S = Set if result saturated (‘sticky’ saturation)

Key:
L = Limm Data

Related Instructions:
ADDSDW
ADD
SUB
SUBS

Description:
Perform a signed dual-word subtraction of the two source operands. If the result overflows, limit it to
the maximum signed value. The saturation flags S1 and S2 will be set according to the result of the
channel 1 (high 16-bit) and channel 2 (low 16-bit) calculations respectively. Any flag updates will
only occur if the set flags suffix (.F) is used.

Assembly Code Example:
SUBSDW r1,r2,r3  ;
SWAP

Swap words

Extension Option

Operation:
dest ← word swap of src

Format:
inst dest, src

Format Key:
src = Source Operand
dest = Destination

Syntax:

With Result
SWAP<.f> b,c
SWAP<.f> b,u6
SWAP<.f> b,limm

Without Result
SWAP<.f> 0,c
SWAP<.f> 0,u6
SWAP<.f> 0,limm

Flag Affected (32-Bit):
Z = Set if result is zero
N = Set if most significant bit of result is set
C = Unchanged
V = Unchanged

Related Instructions:
NORM
MOV

Description:
Swap the lower 16 bits of the operand with the upper 16 bits of the operand and place the result of that swap in the destination register. Any flag updates will only occur if the set flags suffix (.F) is used.

Pseudo Code Example:

dest = SWAP(src) /* SWAP */
if F==1 then
    Z_flag = if dest==0 then 1 else 0
    N_flag = dest[31]

Assembly Code Example:

SWAP r1,r2 ; Swap top and bottom 16 bits of r2
            ; write result into r1
SWI/TRAP0

Software Interrupt or Software Breakpoint

Control Operation

Operation:
Trigger Instruction Error Level Interrupt

Format:
inst

Format Key:
inst = Instruction

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010001001101111000000001111111</td>
<td>[=\text{Limn Data}]</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

| Z | = Unchanged |
| N | = Unchanged |
| C | = Unchanged |
| V | = Unchanged |
| E1 | \(\bullet\) = 0 |
| E2 | \(\bullet\) = 0 |
| U | \(\bullet\) = 0 |
| AE | \(\bullet\) = 1 |

Related Instructions:

TRAP_S

Description:
The software interrupt instruction is decoded in stage two of the pipeline and if executed, then it immediately raises the Instruction Error interrupt. The Instruction Error interrupt will be serviced using the normal interrupt system. ILINK2 is used as the return address in the service routine.

Once an Instruction Error interrupt is taken, then the medium and low priority interrupts are masked off so that ILINK2 register can not be updated again as a result of an interrupt thus preserving the return address of the Instruction Error exception.

NOTE Only the Reset and Memory Error exceptions have higher priorities than the Instruction Error exception.

CAUTION The SWI instruction cannot immediately follow a BRcc or BBITn instruction.

The TRAP0 instruction raises an exception and calls any operating system in kernel mode. Traps can be raised from user or kernel modes. A value of 0 is loaded into the exception cause register (ECR) as the cause parameter along with the cause code for a trap and the trap vector number.

The source value of 0 is used for software breakpoints. TRAP_S 0 provides a 15-bit encoding of the TRAP0 instruction.
The Exception Fault Address register (EFA) is set to point to the address of the trap instruction. The Exception Return Address register (ERET) is set to the address of the instruction immediately following the trap instruction.

When the exception handler has completed, program execution will resume at the instruction immediately following the trap instruction.

When inserting a software breakpoint, the instruction at the appropriate address is replaced by a trap instruction of the same size TRAP_S0 for 16-bit instructions and TRAP0 for 32-bit instructions.

While the mnemonic SWI is available, its use is not recommended in the ARC 700 processor, TRAP0 should be used instead.

**Pseudo Code Example:**

```plaintext
ILINK2 = nPc /* SWI */
STATUS32_L2 = STATUS32
STATUS32[E2] = 0
STATUS32[E1] = 0
PC = INT_VECTOR_BASE + 0x10
ERET = NEXTPC /* TRAP0 */
ERSTATUS = STATUS32
if STATUS32[DE] == 1 then
    ERBTA = pending PC
ECR = 0x00 : 0x25 : 0x00 : 0x00
EFA = PC
STATUS32[U] = 0
STATUS32[E2] = 0
STATUS32[E1] = 0
STATUS32[AE] = 1
PC = INT_VECTOR_BASE + 0x128
```

**Assembly Code Example:**

```assembly
SWI ; Software interrupt
TRAP0 ; Software Breakpoint
```
SYNC

Synchronize
Control Operation

Operation:
Wait for all data memory transactions to complete

Format:
inst

Format Key:
inst = Instruction

Syntax:
SYNC
001001101101110000000000111111

Flag Affected (32-Bit):  Key:
Z = Unchanged
N = Unchanged
C = Unchanged
V = Unchanged
L = Limm Data

Related Instructions:
LD | ST

Description:
The synchronize instruction, SYNC, waits until all data based memory operations (LD, ST, EX, cache fills) have completed. The status flags are not updated with this instruction therefore the flag setting field, F, should be encoded as 0.

In order to provide the instruction sync function, the instruction serializes on completion, meaning that the contents of the pipeline are discarded, and fetching restarted from the stored program counter value.

For data synchronization, the purpose of the SYNC instruction is to ensure that all memory operations started by the processor have finished before any new operations (of any kind) can begin. This includes all of the following memory operations:

- All outstanding LD, ST and EX instructions
- All data cache operations
  - line fills and flushes
- All instruction cache fill operations

NOTE The SYNC instruction does not wait on memory operations started by other processors.

The SYNC instruction can also be used to ensure that the interrupt request of a memory mapped peripheral has been cleared down before an interrupt handler exits.

Example 28 Using SYNC to clear down an interrupt request

- A peripheral generates interrupt to the processor by setting a signal true.
- The control registers for the peripheral are memory mapped
- The processor's interrupt unit is set to 'level sensitive' for this interrupt.
• The interrupt handler must clear the interrupt request signal before exiting
  — The SYNC instruction is used to ensure that the store to change the peripheral status happens before the interrupt exit

If the SYNC was not used, the peripheral may still be asserting the interrupt-request signal after the interrupt exit – hence a bogus interrupt would be generated.

**Pseudo Code Example:**
```plaintext
do null until not (load_pending or store_pending or
dcache_fill or dcache_flush or
icache_fill) /* SYNC */
```

**Assembly Code Example:**
```assembly
SYNC ; Synchronize
```
TRAP_S

Trap
Control Operation

Operation:
Raise an exception

Format:
inst src

Format Key:
inst = Instruction

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRAP_S u6</td>
<td>L</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit):

<table>
<thead>
<tr>
<th>Z</th>
<th>N</th>
<th>C</th>
<th>V</th>
<th>E1</th>
<th>E2</th>
<th>U</th>
<th>AE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unchanged</td>
<td>Unchanged</td>
<td>Unchanged</td>
<td>Unchanged</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Related Instructions:
SWI/TRAP0

Description:
The TRAP_S instruction raises an exception and calls any operating system in kernel mode. Traps can be raised from user or kernel modes. The source operand is loaded into the exception cause register (ECR) as the cause parameter along with the cause code for a trap and the trap vector number.

The source value can be used to signal a type of command to any operating system that is running on the processor. Source values 1 to 63 should be used of operating system calls and a source value of 0 for software breakpoints. TRAP_S 0 provides a 15-bit encoding of the TRAP0 instruction.

The Exception Fault Address register (EFA) is set to point to the address of the trap instruction. The Exception Return Address register (ERET) is set to the address of the instruction immediately following the trap instruction.

When the exception handler has completed, program execution will resume at the instruction immediately following the trap instruction.

When inserting a software breakpoint, the instruction at the appropriate address is replaced by a trap instruction of the same size TRAP_S 0 for 16-bit instructions and TRAP0 for 32-bit instructions.

Pseudo Code Example:

```c
ERET = NEXTPC /* TRAP_S */
if STATUS32[DE] == 1 then
    ERBTA = pending PC
ECR = 0x00 : 0x25 : 0x00 : src
EFA = PC
STATUS32[u] = 0
STATUS32[E2] = 0
STATUS32[E1] = 0
```
STATUS32[AE] = 1
PC = INT_VECTOR_BASE + 0x128

Assembly Code Example:
TRAP_S 0          ; Trap
### TST

**Test**

#### Logical Operation

**Operation:**
if (cc=true) then src1 AND src2

**Format:**

inst src1, src2

**Format Key:**

- src1 = Source Operand 1
- src2 = Source Operand 2
- cc = Condition Code

**Syntax:**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction Code</th>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>TST b,s12</td>
<td>00100bbb10010111BBBssssssSSSSS</td>
<td></td>
</tr>
<tr>
<td>TST&lt;.cc&gt; b,c</td>
<td>00100bbb110010111BBBCCCCCC0QQQQQ</td>
<td></td>
</tr>
<tr>
<td>TST&lt;.cc&gt; b,u6</td>
<td>00100bbb110010111BBBuuuuu10QQQQQ</td>
<td></td>
</tr>
<tr>
<td>TST&lt;.cc&gt; b,limm</td>
<td>00100bbb110010111BBB1111100QQQQQ L</td>
<td></td>
</tr>
<tr>
<td>TST&lt;.cc&gt; limm,c</td>
<td>00100110110010111111CCCCCC0QQQQQ L</td>
<td></td>
</tr>
<tr>
<td>TST_S b,c</td>
<td>01111bbbccc01011</td>
<td></td>
</tr>
</tbody>
</table>

**Flag Affected (32-Bit):**

- **Z**: Set if result is zero
- **N**: Set if most significant bit of result is set
- **C**: Unchanged
- **V**: Unchanged

**Related Instructions:**

- BTST
- CMP

**Description:**
Logical bitwise AND of source operand 1 (src1) with source operand 2 (src2) and subsequently updating the flags. The flag setting field, F, is always encoded as 1 for this instruction.

There is no destination register therefore the result of the AND is discarded.

**NOTE** TST and TST_S always set the flags even though there is no associated flag setting suffix.

**Pseudo Code Example:**

```plaintext
if cc==true then
    alu = src1 AND src2 /* TST */
    Z_flag = if alu==0 then 1 else 0
    N_flag = alu[31]
```

**Assembly Code Example:**

```plaintext
TST r1,r2 ; Logical AND r2 with r1
           ; and set the flags on the
           ; result
```
UNIMP_S

Unimplemented Instruction
Control Operation

Operation:
InstError

Format:
inst

Format Key:
inst  =  Instruction
InstError  =  Raise Instruction Error Exception

Syntax:

<table>
<thead>
<tr>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0111100111100000</td>
</tr>
</tbody>
</table>

Flag Affected (32-Bit): Key:
Z  =  Unchanged
N  =  Unchanged
C  =  Unchanged
V  =  Unchanged
L  =  Limm Data

Related Instructions:
NOP

Description:
An Instruction Error exception will be generated. Used by debugging tools to fill unused memory regions. The status flags are not updated with this instruction.

Pseudo Code Example:
InstError = 1; /* UNIMP_S */

Assembly Code Example:
UNIMP_S  ; Unimplemented Instruction
**XOR**

**Logical Bitwise Exclusive OR**

**Logical Operation**

**Operation:**
if \( cc = \text{true} \) then \( \text{dest} \leftarrow \text{src1 XOR src2} \)

**Format:**
\( \text{inst dest, src1, src2} \)

**Format Key:**
- \( \text{dest} = \) Destination Register
- \( \text{src1} = \) Source Operand 1
- \( \text{src2} = \) Source Operand 2
- \( \text{cc} = \) Condition code
- \( \text{XOR} = \) Logical Bitwise Exclusive OR

**Syntax:**

<table>
<thead>
<tr>
<th>With Result</th>
<th>Instruction Code</th>
</tr>
</thead>
</table>
| \( \text{XOR.<f>} \) | 00100\text{bbb0000111FBBCCCC0AAAAAA} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb0100111FBBuuuuuAAAAAA} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb1000111FBBssssssSSSSSS} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb1100111FBBCCCC0QQQQQ} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb1100111FBBuuuuu1QQQQQ} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb1100111FBB111110QQQQQ} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb111101111110QQQQQ} \[
| \( \text{XOR.S} \)   | 01111\text{bbcc00111} \[

<table>
<thead>
<tr>
<th>Without Result</th>
<th>Instruction Code</th>
</tr>
</thead>
</table>
| \( \text{XOR.<f>} \) | 00100\text{bbb0000111FBBCCCC111110} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb0100111FBBuuuuu111110} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb0000111FBB111110111110} \[
| \( \text{XOR.<f>} \) | 00100\text{bbb1100111FBB111110QQQQQ} \[

**Flag Affected (32-Bit):**

<table>
<thead>
<tr>
<th>Z = Set if result is zero</th>
</tr>
</thead>
<tbody>
<tr>
<td>N = Set if most significant bit of result is set</td>
</tr>
<tr>
<td>C = Unchanged</td>
</tr>
<tr>
<td>V = Unchanged</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Key:</th>
</tr>
</thead>
<tbody>
<tr>
<td>L = Limm Data</td>
</tr>
</tbody>
</table>

**Related Instructions:**

| AND | BIC | OR |

**Description:**
Logical bitwise exclusive OR of source operand 1 (src1) with source operand 2 (src2). The result is written into the destination register (dest). Any flag updates will only occur if the set flags suffix (.F) is used.

**Pseudo Code Example:**

```java
if \( cc = \text{true} \) then /* XOR */
    \text{dest} = \text{src1 XOR src2}
if \( F = 1 \) then
    \text{Z_flag} = \text{if dest==0 then 1 else 0}
    \text{N_flag} = \text{dest}[31]

\text{Assembly Code Example:}
\text{XOR r1,r2,r3} ; Logical XOR contents of r2 with r3 and write result into r1
```

ARCompact™ Programmer's Reference 335
This page is intentionally left blank.
Chapter 10 — The Host

The Host Interface

The ARCompact based processor was developed with an integrated host interface to support communications with a host system. It can be started, stopped and communicated by the host system using special registers. How the various parts of the ARCompact based processor appear to the host is host interface dependent but an outline of the techniques to control ARCompact based processor are given in this section.

Most of the techniques outlined here will be handled by the software debugging system, and the programmer, in general, need not be concerned with these specific details.

NOTE The implemented system may have extensions or customizations in this area, please see associated documentation.

It is expected that the registers and the program memory of ARCompact based processor will appear as a memory mapped section to the host. Figure 98 on page 337 shows an example host system using contiguous part of host memory. Figure 99 on page 337 shows an example host system using a section of memory and a section of I/O space.

Figure 98 Example Host Memory Maps, Contiguous Host Memory

Once a Reset has occurred, the ARCompact based processor is put into a known state and executes the initial Reset code. From this point, the host can make the changes to the appropriate part of the ARCompact based processor, depending on whether the ARCompact based processor is running or halted as shown in Table 97 on page 338.
### Table 97 Host Accesses to the ARCompact based processor

<table>
<thead>
<tr>
<th></th>
<th>Running</th>
<th>Halted</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>Read/Write</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Auxiliary Registers</td>
<td>Mainly No access</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Core Registers</td>
<td>No access</td>
<td>Read/Write</td>
</tr>
</tbody>
</table>

## Halting

The ARCompact based processor can halt itself with the FLAG instruction or it can be halted by the host. The host halts the ARCompact based processor by setting the H bit in the status register (STATUS32), or by setting the FH bit in the DEBUG register. See Figure 43 on page 50 and Figure 45 on page 51.

Note that when the ARCompact based processor is running that only the H bit will change if the host writes to STATUS32 register. However, if ARCompact based processor had halted itself, the whole of the STATUS32 register will be updated when the host writes to the STATUS32 register.

The consequence of this is that the host may assume that the ARCompact based processor is running by previously reading the STATUS32 register. By the time that the host forces a halt, the ARCompact based processor may have halted itself. Therefore, the write of a “halt” number, e.g. 0x01, to the STATUS32 register would overwrite any flag status information that the host required.

In order to force the ARCompact based processor to halt without overwriting the other status flags the additional FH bit in the DEBUG register is provided. See Figure 43 on page 50. The host can test whether the ARCompact based processor has halted by checking the state of the H bit in the STATUS32 register. Additionally, the SH bit in the debug register is available to test whether the halt was caused by the host, the ARCompact based processor, or an external halt signal. The host should wait for the LD (load pending) bit in the DEBUG register to clear before changing the state of the ARCompact based processor.

## Starting

The host starts the ARCompact based processor by clearing the H bit in the STATUS32 register. It is advisable that the host clears any instructions in the pipeline before modifying any registers and re-starting the ARCompact based processor, by sending NOP instructions through, so that any pending instructions that are about to modify any registers in the ARCompact based processor are allowed to complete.

If the ARCompact based processor has been running code, and is to be restarted at a different location, then it will be necessary to put the processor into a state similar to the post-Reset condition to ensure correct operation.

- reset the three hardware loop registers to their default values
- flush the pipeline. This is known as ‘pipecleaning’
- disable interrupts, using the status register
- any extension logic should be reset to its default state

If the ARCompact based processor has been running and is to be restarted to continue where it left off, then the procedure is as follows:
• host reads the status from the STATUS32 Register
• host writes back to the STATUS32 register with the same value as was just read, but clearing the H bit
• The ARCompact based processor will continue from where it left off when it was stopped.

NOTE At first glance it appears that the same instruction would be executed twice, but in fact this has been taken care of in the hardware; the pipeline is held stopped for the first cycle after the STATUS32 register has been written and thus the execution starts up again as if there has been no interruption.

Pipecleaning

If the processor is halted whilst it is executing a program, it is possible that the later stages of the pipeline may contain valid instructions. Before re-starting the processor at a new address, these instructions must be cleared to prevent unwanted register writes or jumps from taking place.

If the processor is to be restarted from the point at which it was stopped, then the instructions in the pipeline are to be executed, hence pipecleaning should not be performed.

Pipecleaning is not necessary at times when the pipeline is known to be clean - e.g. immediately after a Reset, or if the processor has been stopped by a FLAG instruction followed by three NOPs.

Pipecleaning is achieved as follows:
• Stop the ARCompact based processor
• Download a NOP instruction into memory.
• Invalidate instruction cache to ensure that the NOP is loaded from memory
• Point the PC register to the downloaded NOP
• Single step until the values in the program counter or loop count register change.
• Point the PC register to the downloaded NOP
• Single step until the values in the program counter or loop count register change.
• Point the PC register to the downloaded NOP
• Single step until the values in the program counter or loop count register change.

Notice that the program counter is written before each single step, so all branches and jumps, that might be in the pipeline, are overridden, ensuring that the NOP is fetched every time.

It should be noted that the instructions in the pipeline may perform register writes, flag setting, loop set-up, or other operations which change the processor state. Hence, pipecleaning should be performed before any operations which set up the processor state in preparation for the program to be executed - for example loading registers with parameters.

Single Instruction Stepping

The Single Instruction Step function is controlled by a bit in the DEBUG register. This bit can be set by the debugger to enable Instruction Stepping. The Instruction Step (IS), is write-only by the host and keeps it value for one cycle (see Table 98 on page 340).
Table 98 Single Step Flags in Debug Register

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
<th>Access Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS</td>
<td>Instruction Step:- Instruction Step enable</td>
<td>Write only from the host</td>
</tr>
</tbody>
</table>

The Single Instruction Step function enables the processor for completion of a whole instruction.

For the ARC 600 core the Single Instruction Step function is enabled by setting both the SS and IS bits in the debug register when the processor is halted.

For the ARC 700 core the Single Instruction Step function is enabled by setting the IS bit in the debug register when the processor is halted. The SS bit is ignored.

On the next clock cycle the processor is kept enabled for as many cycle as required to complete the instruction. Therefore, any stalls due to register conflicts or delayed loads are accounted for when waiting for an instruction to complete. All earlier instructions in the pipeline are flushed, the instruction that the program counter is pointing to is completed, the next instruction is fetched and the program counter is incremented.

If the stepped instruction was:

- A Branch, Jump or Loop with a killed delay slot,
  or
- Using Long Immediate data.

Then two instruction fetches are made so that the program counter would be updated appropriately.

The processor halts after the instruction is completed.

SLEEP Instruction in Single Instruction Step Mode

The SLEEP instruction is treated like a NOP instruction when the processor is in Single Step Mode. This is because every single step acts as a restart or a wake up call. Consequently, the SLEEP instruction behaves like a NOP propagating through the pipeline.

See SLEEP on page 309 for further details.

BRK Instruction in Single Instruction Step Mode

The BRK instruction behaves exactly as when the processor is not in the Single Step Mode. The BRK instruction is detected in the initial stages of the pipeline and kept there forever until removed by the host.

Software Breakpoints

The BRK instruction can also be used to insert a software breakpoint. BRK will halt the ARCompact based processor and flush all previous instructions through the pipe. The host can read the PC register to determine where the breakpoint occurred.

As long as the host has access to the ARCompact based processor code memory, it can also replace a ARCompact based processor instruction with a branch instruction. This means that a “software breakpoint” can be set on any instruction, as long as the target breakpoint code is within the branch address range. Since a software breakpoint of this type is a branch instruction, the rules for use of Bcc apply. Care should be taken when setting breakpoints on the last instructions in zero overhead loops and also on instructions in delay slots of jump, branch and loop instructions.
Core Registers

The core registers of ARCompact based processor are available to be read and written by the host. These registers should be accessed by the host once the ARCompact based processor has halted.

Auxiliary Register Set

Some auxiliary registers, unlike the core registers, may be accessed while the ARCompact based processor is running. These dual access registers in the base case are:

**STATUS32**
The host can read the status register (STATUS32) when the ARCompact based processor is running. The main purpose is to see if the processor has halted. See Figure 45 on page 51.

**PC**
Reading the PC is useful for code profiling. See Figure 44 on page 51.

**SEMAPHORE**
The semaphore register (SEMAPHORE) is used for inter-processor and host to ARCompact based processor communications. Protocols for using shared memory and provision of mutual exclusion can be accomplished with this register. See Figure 39 on page 48.

**IDENTITY**
The host can determine the version of ARCompact based processor by reading the identity register (IDENTITY). See Figure 41 on page 49. Information on extensions added to the ARCompact based processor can be determined through build configuration registers.

**NOTE**  For more information on build configuration registers please refer to associated documentation.

**DEBUG**
In order to halt the ARCompact based processor, the host needs to set the FH bit of the debug register (DEBUG). The host can determine how the ARCompact based was halted and if there are any pending loads. See Figure 43 on page 50.

Memory

The program memory may be changed by the host. The memory can be changed at any time by the host.

**NOTE**  If program code is being altered, or transferred into ARCompact based memory space, then the instruction cache should be invalidated.